The Gateway to Computer Science Excellence
For all GATE CSE Questions
Toggle navigation
Facebook Login
or
Email or Username
Password
Remember
Login
Register

I forgot my password
Activity
Questions
Unanswered
Tags
Subjects
Users
Ask
Prev
Blogs
New Blog
Exams
First time here? Checkout the
FAQ
!
x
×
Close
Use the google search bar on side panel. It searches through all previous GATE/other questions. For hardcopy of previous year questions please see
here
Recent questions tagged digitalcircuits
0
votes
2
answers
1
Minimization doubt in DIGITAL LOGIC
asked
6 days
ago
in
Digital Logic
by
Gitika Babbar
(
111
points)

25
views
digitallogic
kmap
digitalcircuits
0
votes
0
answers
2
Morris Mano Edition 3 Exercise 9 Question 2 (Page No. 392)
Derive a transition table for the asynchronous sequential circuit given in the figure. Determine the sequence of the internal states $y _1Y _2$ for the following sequence of the input $x _1x _2$: 00,10,11,01,11,10,00.
asked
Apr 7
in
Digital Logic
by
ajaysoni1924
Loyal
(
9.5k
points)

8
views
digitallogic
digitalcircuits
sequentialcircuit
synchronousasynchronouscircuits
0
votes
0
answers
3
Morris Mano Edition 3 Exercise 7 Question 30 (Page No. 305)
Show the circuit and the timing diagram for generating six repeated timing signals, $T _0$ through $T _5$.
asked
Apr 6
in
Digital Logic
by
ajaysoni1924
Loyal
(
9.5k
points)

8
views
digitallogic
sequentialcircuit
synchronousasynchronouscircuits
digitalcircuits
0
votes
0
answers
4
Morris Mano Edition 3 Exercise 5 Question 4 (Page No. 197)
The addersubtractor circuit of figure has the following values for mode input M and data inputs A and B. In each case, determine the values of the outputs: $S _ 4 S _3 S _2 S _1$ and $C _5$. M A B 0 0111 0110 0 1000 1001 1 0101 1000 1 0000 1010
asked
Apr 3
in
Digital Logic
by
ajaysoni1924
Loyal
(
9.5k
points)

23
views
digitallogic
combinationalcircuits
adder
digitalcircuits
0
votes
0
answers
5
Morris Mano Edition 3 Exercise 5 Question 3 (Page No. 197)
The addersubtractor of the figure is used to subtract the following unsigned 4bit number: 0110 – 1001(6 – 9) What are the binary values in the nine inputs of the circuit $?$ what are the binary values of the five outputs of the circuit$?$ Explain How the output is related to the operation of 6 – 9.
asked
Apr 3
in
Digital Logic
by
ajaysoni1924
Loyal
(
9.5k
points)

14
views
digitallogic
combinationalcircuits
adder
digitalcircuits
+1
vote
0
answers
6
Morris Mano Edition 3 Exercise 5 Question 2 (Page No. 197)
Construct a BCDtoExcess3code converter with a 4bit adder.remember that the Excess3 code digits obtained by adding 3 to the corresponding BCD Digit. what must be done to change the circuit to an excess3toBCDcode converter
asked
Apr 3
in
Digital Logic
by
ajaysoni1924
Loyal
(
9.5k
points)

10
views
digitallogic
combinationalcircuits
adder
digitalcircuits
0
votes
0
answers
7
Morris Mano Edition 3 Exercise 4 Question 28 (Page No. 151)
Design a combinational Circuit that converts a 4bit gray code number to a 4bit straight binary number. Implement the circuit with Exclusive OR gates.
asked
Apr 2
in
Digital Logic
by
ajaysoni1924
Loyal
(
9.5k
points)

11
views
digitallogic
combinationalcircuits
codec
digitalcircuits
0
votes
0
answers
8
Morris Mano Edition 3 Exercise 4 Question 29 (Page No. 151)
Design a circuit of a threebit parity generator and the circuit of the fourbit parity checker using an odd parity bit.
asked
Apr 2
in
Digital Logic
by
ajaysoni1924
Loyal
(
9.5k
points)

5
views
digitallogic
combinationalcircuits
digitalcircuits
0
votes
0
answers
9
Morris Mano Edition 3 Exercise 4 Question 30 (Page No. 151)
Manipulate the following Boolean Expression in such a way so that it can be implemented using exclusiveOR and AND gates only. $AB’CD’ + A’BCD’ + AB’C’D + A’BC’D$
asked
Apr 2
in
Digital Logic
by
ajaysoni1924
Loyal
(
9.5k
points)

6
views
digitallogic
combinationalcircuits
digitalcircuits
0
votes
0
answers
10
Morris Mano Edition 3 Exercise 4 Question 20 (Page No. 151)
Convert the logic diagram of the code converter shown in the figure to a multilevel NAND gate Circuits
asked
Apr 2
in
Digital Logic
by
ajaysoni1924
Loyal
(
9.5k
points)

9
views
digitallogic
digitalcircuits
combinationalcircuits
0
votes
0
answers
11
Morris Mano Edition 3 Exercise 4 Question 19 (Page No. 151)
Draw the NAND Gate Logic Diagram for each of the following Expressions using multilevel NAND gate Circuits. (AB’ + CD’)E + BC(A + B) w(x + y + z) + xyz
asked
Apr 2
in
Digital Logic
by
ajaysoni1924
Loyal
(
9.5k
points)

5
views
digitallogic
digitalcircuits
combinationalcircuits
0
votes
0
answers
12
Morris Mano Edition 3 Exercise 4 Question 16 (Page No. 150)
A BCD to seven segment decoder is a combinational circuit that converts a decimal digit in BCD to an appropriate code for the selection of the segments in the display indicator used for displaying the decimal digit in the ... decoder using the minimum number of the NAND gates. the Six invalid combinations should result in a blank display.
asked
Apr 2
in
Digital Logic
by
ajaysoni1924
Loyal
(
9.5k
points)

17
views
digitallogic
digitalcircuits
combinationalcircuits
0
votes
0
answers
13
Morris Mano Edition 3 Exercise 4 Question 15 (Page No. 150)
Design a combinational Circuit that converts a binary number of 4bits to decimal number in BCD. Note that the BCD number is the same as the binary number as long as the digit is 9 or less than 9. binary numbers from 1010 to 1111 converts into BCD numbers from 1 0000 to 1 0101.
asked
Apr 2
in
Digital Logic
by
ajaysoni1924
Loyal
(
9.5k
points)

12
views
digitallogic
digitalcircuits
combinationalcircuits
0
votes
0
answers
14
Morris Mano Edition 3 Exercise 4 Question 14 (Page No. 150)
Design a combinational Circuit that can convert a decimal digit from the 2 4 2 1 code to the 8 4 2 1.
asked
Apr 2
in
Digital Logic
by
ajaysoni1924
Loyal
(
9.5k
points)

6
views
digitallogic
digitalcircuits
combinationalcircuits
0
votes
0
answers
15
Morris Mano Edition 3 Exercise 4 Question 13 (Page No. 149)
Design a code converter that converts a decimal digit from 8 4 2 1 code to BCD.
asked
Apr 2
in
Digital Logic
by
ajaysoni1924
Loyal
(
9.5k
points)

5
views
digitallogic
digitalcircuits
combinationalcircuits
0
votes
0
answers
16
Morris Mano Edition 3 Exercise 4 Question 12 (Page No. 149)
Design a combinational circuit that detects an error in the representation of a decimal digit in BCD. The output of the circuit must be equal to logic 1 when the input contains any one of the six unused bit combinations in the BCD code.
asked
Apr 2
in
Digital Logic
by
ajaysoni1924
Loyal
(
9.5k
points)

5
views
digitallogic
digitalcircuits
combinationalcircuits
0
votes
0
answers
17
Morris Mano Edition 3 Exercise 4 Question 11 (Page No. 149)
Design a combinational Circuit with the four inputs and four outputs.The output generates the 2’s complement of the input number.
asked
Apr 2
in
Digital Logic
by
ajaysoni1924
Loyal
(
9.5k
points)

5
views
digitallogic
digitalcircuits
combinationalcircuits
0
votes
0
answers
18
Morris Mano Edition 3 Exercise 4 Question 10 (Page No. 149)
Design a combinational Circuit with four inputs that represent a decimal digit in BCD and the four outputs that Produce the 9’s complement of the input digit. Six unused combinations can be treated as Don’t care conditions.
asked
Apr 2
in
Digital Logic
by
ajaysoni1924
Loyal
(
9.5k
points)

11
views
digitallogic
digitalcircuits
combinationalcircuits
0
votes
0
answers
19
Morris Mano Edition 3 Exercise 4 Question 7 (Page No. 149)
Design a combinational Circuit with four inputs that represent a decimal digit in BCD and the four outputs that Produce the 9’s complement of the input digit. Six unused combinations can be treated as Don’t care conditions.
asked
Apr 2
in
Digital Logic
by
ajaysoni1924
Loyal
(
9.5k
points)

7
views
digitallogic
digitalcircuits
combinationalcircuits
0
votes
0
answers
20
Morris Mano Edition 3 Exercise 4 Question 9 (Page No. 149)
Design a combinational circuit with three inputs and six outputs. The output binary number should be the square of the input binary numbers.
asked
Apr 2
in
Digital Logic
by
ajaysoni1924
Loyal
(
9.5k
points)

20
views
digitallogic
digitalcircuits
combinationalcircuits
0
votes
0
answers
21
Morris Mano Edition 3 Exercise 4 Question 8 (Page No. 149)
Show that a Fullsubtractor can be constructed with two halfsubtractor and an OR gate.
asked
Apr 2
in
Digital Logic
by
ajaysoni1924
Loyal
(
9.5k
points)

4
views
digitallogic
digitalcircuits
combinationalcircuits
0
votes
0
answers
22
Morris Mano Edition 3 Exercise 4 Question 7 (Page No. 149)
Design a combinational Circuit that multiplies twobit numbers $a _1a _0$ and $b _1b _0$, to produce a fourbit product, $c _3c _2c _1c _0$. Use AND gates and Half Adders
asked
Apr 2
in
Digital Logic
by
ajaysoni1924
Loyal
(
9.5k
points)

3
views
digitallogic
digitalcircuits
combinationalcircuits
0
votes
0
answers
23
Morris Mano Edition 3 Exercise 4 Question 6 (Page No. 149)
A combination circuit produces the binary sum of two bits numbers, $x _1x _0$ and $y _1 y _0$. the outputs are C, $S _1 $ and $S _0$. Design a combinational Circuit of problem using two full adders.
asked
Apr 2
in
Digital Logic
by
ajaysoni1924
Loyal
(
9.5k
points)

4
views
digitallogic
digitalcircuits
combinationalcircuits
0
votes
0
answers
24
Morris Mano Edition 3 Exercise 4 Question 5 (Page No. 149)
A combinational circuit produces the binary sum of 2bit numbers, $x _1x _0 and y _1y _0$. the outputs are C. s1. and s0. Provide the truth table of the combinational circuit
asked
Apr 2
in
Digital Logic
by
ajaysoni1924
Loyal
(
9.5k
points)

6
views
digt
digitallogic
digitalcircuits
combinationalcircuits
0
votes
0
answers
25
Morris Mano Edition 3 Exercise 4 Question 4 (Page No. 149)
Design a combinational circuit that adds 1 to a 4bit binary number, $ A _3A _2A _1A _0$. For example, if the input of the circuit is, $ A _3A _2A _1A _0$ = 1101, the output is 1110, The circuit can be designed using 4 Half Adder.
asked
Apr 2
in
Digital Logic
by
ajaysoni1924
Loyal
(
9.5k
points)

3
views
digitallogic
digitalcircuits
combinationalcircuits
0
votes
0
answers
26
Morris Mano Edition 3 Exercise 4 Question 3 (Page No. 149)
A majority function is generated in the combinational circuit when the output is equal to 1. the input variable has more than 1’s than 0’s. The output is zero otherwise. Design a three input majority function.
asked
Apr 2
in
Digital Logic
by
ajaysoni1924
Loyal
(
9.5k
points)

16
views
digitallogic
digitalcircuits
combinationalcircuits
0
votes
0
answers
27
Morris Mano Edition 3 Exercise 4 Question 2 (Page No. 113)
Design a combinational Circuit with three inputs x, y, and z, and the three outputs A, B, and C. When the binary input is 0,1,2 or 3. the binary output is one greater than the input. When binary input is 4, 5, 6 or 7, the binary output is one less than the input.
asked
Apr 2
in
Digital Logic
by
ajaysoni1924
Loyal
(
9.5k
points)

8
views
digitallogic
combinationalcircuits
digitalcircuits
0
votes
0
answers
28
Morris Mano Edition 3 Exercise 4 Question 1 (Page No. 113)
Design a combination circuit with three inputs one output. the output is equal to logic1 when the binary value of the input is less than 3. The output is logic0 otherwise.
asked
Apr 2
in
Digital Logic
by
ajaysoni1924
Loyal
(
9.5k
points)

10
views
digitallogic
combinationalcircuits
digitalcircuits
0
votes
0
answers
29
Morris Mano Edition 3 Exercise 3 Question 20 (Page No. 112)
Implement the function F with the Following two level Forms: NANDAND, ANDNOR, ORNAND, AND NOROR. F(A,B,C,D) = $\sum(0,1,2,3,4,8,9,12)$
asked
Apr 2
in
Digital Logic
by
ajaysoni1924
Loyal
(
9.5k
points)

21
views
digitallogic
booleanexpressions
simplification
digitalcircuits
0
votes
0
answers
30
Morris Mano Edition 3 Exercise 3 Question 19 (Page No. 112)
Find the eight different twolevel gate circuit to implement F = xy’z + x’yz + w.
asked
Apr 2
in
Digital Logic
by
ajaysoni1924
Loyal
(
9.5k
points)

13
views
digitallogic
booleanexpressions
simplification
digitalcircuits
Page:
1
2
3
4
5
next »
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
My Journey To iiiTH Mtech Cse 2019
IIIT H INTERVIEW EXPERIENCE 2019
IIITH Interview Experience
Thanks GO!!
IIIT Hyerabad Interview Expeience  MS by Research in CSE
Follow @csegate
Recent questions tagged digitalcircuits
Recent Blog Comments
My rank in gate was a disaster...2111 rank and...
Sir whats you rank ?
Ok,Thank you for replying!
By a good profile I mean having academic...
Thank you sir..
49,532
questions
54,134
answers
187,337
comments
71,059
users