Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
Webpage for Digital Logic:
Recent questions tagged digital-logic
0
votes
0
answers
1
digital
Which of these boolean functions is/are functionally complete? A f(x, y, z) = x' + yz' B f(x, y) = x' + xy C f(x, y, z) = xy' + x' + x'z D None of these
someshawasthi
asked
in
Digital Logic
3 days
ago
by
someshawasthi
30
views
digital-logic
0
votes
1
answer
2
A certain 4 input gate called a LEMON gate realizes the function LEMON(A,B,C,D) = BC(A+D). Show a realization of the function f (w,x,y,z) = Σ(0, 1, 6, 9, 10, 11, 14, 15) with only three LEMON gates and one OR gate. (Assume complemented inputs as available).
jakes
asked
in
Digital Logic
Mar 22
by
jakes
44
views
digital-logic
0
votes
0
answers
3
Float representation using normalised mantissa
while representing an exponent in floating point number why do we add a biased term? What is the benifit of adding this??
Sk Jamil Ahemad
asked
in
Digital Logic
Mar 20
by
Sk Jamil Ahemad
44
views
digital-logic
number-system
0
votes
2
answers
4
1. Express the following function as a sum of minterms: F(A, B, C, D) = B'D+A'D + BD
1. Express the following function as a sum of minterms: F(A, B, C, D) = B'D+A'D + BD
moustafa
asked
in
Digital Logic
Mar 9
by
moustafa
117
views
digital-logic
boolean-algebra
0
votes
2
answers
5
ripple carry adder
Half Adder is implemented with XOR and AND gate. A. FA is implemented with 2 HA and 1 OR gate The propagation delay of XOR -gate is twice that of AND / OR gate. Propagation delay of AND/OR is 1.2 ms. A 4-bit ripple carry binary adder is implemented using 4 full adder. the total propagation time of this 4 bit binary adder in micro second is ________?
someshawasthi
asked
in
Digital Logic
Mar 4
by
someshawasthi
57
views
digital-logic
2
votes
2
answers
6
GATE CSE 2023 | Question: 11
The output of a $2$-input multiplexer is connected back to one of its inputs as shown in the figure. Match the functional equivalence of this circuit to one of the following options. $\text{D}$ Flip-flop $\text{D}$ Latch Half-adder Demultiplexer
admin
asked
in
Digital Logic
Feb 15
by
admin
1.2k
views
gatecse-2023
digital-logic
combinational-circuit
multiplexer
1-mark
1
vote
2
answers
7
GATE CSE 2023 | Question: 22
A particular number is written as $132$ in radix-$4$ representation. The same number in radix-$5$ representation is _____________.
admin
asked
in
Digital Logic
Feb 15
by
admin
1.1k
views
gatecse-2023
digital-logic
number-representation
numerical-answers
1-mark
1
vote
1
answer
8
GATE CSE 2023 | Question: 33
Consider a sequential digital circuit consisting of $\mathrm{T}$ flip-flops and $\mathrm{D}$ flip-flops as shown in the figure. $\text{CLKIN}$ is the clock input to the circuit. At the beginning, $\text{Q1, Q2}$ and $\text{Q3}$ have values $0,1$ and $1,$ respectively. ... $\text{NEVER}$ be obtained with this digital circuit? $(0,0,1)$ $(1,0,0)$ $(1,0,1)$ $(1,1,1)$
admin
asked
in
Digital Logic
Feb 15
by
admin
875
views
gatecse-2023
digital-logic
sequential-circuit
flip-flop
2-marks
2
votes
3
answers
9
GATE CSE 2023 | Question: 34
A Boolean digital circuit is composed using two $4$-input multiplexers $\text{(M1 and M2)}$ and one $2$-input multiplexer $\text{(M3)}$ as shown in the figure. $\text{X0-X7}$ are the inputs of the multiplexers $\text{M1 and M2}$ and could be connected to either $0$ or $1.$ The select lines of the ... $(1,1,0,0,1,1,0,1)$ $(1,1,0,1,1,1,0,0)$ $(0,0,1,1,0,1,1,1)$
admin
asked
in
Digital Logic
Feb 15
by
admin
893
views
gatecse-2023
digital-logic
combinational-circuit
multiplexer
2-marks
2
votes
1
answer
10
GATE CSE 2023 | Memory Based Question: 22
The initial state of a given sequential circuit is $Q_0 Q_1 Q_2=011$. Which of the following state does not occur $101$ $111$ $001$ $100$
GO Classes
asked
in
Digital Logic
Feb 6
by
GO Classes
367
views
memorybased-gatecse2023
goclasses
digital-logic
sequential-circuit
flip-flop
0
votes
0
answers
11
when i make excitation table of any flip flop i saw sometimes we write Q left side of A, B and sometimes right side of A,B what is the meaning of this plz tell me
Gaurav Kumar2002
asked
in
Digital Logic
Jan 27
by
Gaurav Kumar2002
83
views
digital-logic
4
votes
3
answers
12
Made easy Gate mock test -1
A Boolean Function must satisfy the condition f(a,b,c) = f(c,b,a). how many such functions are possible?
TusharKumar
asked
in
Digital Logic
Jan 21
by
TusharKumar
314
views
numerical-answers
digital-logic
made-easy-test-series
3
votes
1
answer
13
How many NAND gates required?
h4kr
asked
in
Digital Logic
Jan 21
by
h4kr
95
views
digital-logic
combinational-circuit
Page:
1
2
3
4
5
6
...
73
next »
Subscribe to GATE CSE 2023 Test Series
Subscribe to GO Classes for GATE CSE 2023
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Central Pollution Control Board CPCB Various Post Recruitment 2023
MP Rajya Sahkari Apex Bank Various Post Recruitment 2023
NITIE MUMBAI throgh GATE
PGCIL recruitment 2023 – Apply Online For 138 Posts through GATE
Admission guidance for GATE CSE 2023
Subjects
All categories
General Aptitude
(2.6k)
Engineering Mathematics
(9.4k)
Digital Logic
(3.3k)
Programming and DS
(5.9k)
Algorithms
(4.6k)
Theory of Computation
(6.7k)
Compiler Design
(2.3k)
Operating System
(5.0k)
Databases
(4.6k)
CO and Architecture
(3.8k)
Computer Networks
(4.7k)
Non GATE
(1.3k)
Others
(2.5k)
Admissions
(655)
Exam Queries
(848)
Tier 1 Placement Questions
(17)
Job Queries
(77)
Projects
(9)
Unknown Category
(866)
Recent questions tagged digital-logic
Recent Blog Comments
Please upload updated previous year question...
The last hardcopy that was made was for GATE 2022...
overall only 3 post .no post for gen male
for gen GS in the range of 720-750 approx.
can we get 2023 hark copy from amazon?