Login
Register
Dark Mode
Brightness
Profile
Edit Profile
Messages
My favorites
My Updates
Logout
Webpage for Digital Logic:
Recent questions tagged digital-logic
0
votes
0
answers
241
when i make excitation table of any flip flop i saw sometimes we write Q left side of A, B and sometimes right side of A,B what is the meaning of this plz tell me
like :Q A B A B Q 0 0 0 0 0 0 0 0 1 0 0 1 0 1 0 0 1 0 0 1 1 0 1 1
Gaurav Kumar2002
289
views
Gaurav Kumar2002
asked
Jan 27, 2023
Digital Logic
digital-logic
+
–
5
votes
3
answers
242
Made easy Gate mock test -1
A Boolean Function must satisfy the condition f(a,b,c) = f(c,b,a). how many such functions are possible?
A Boolean Function must satisfy the condition f(a,b,c) = f(c,b,a). how many such functions are possible?
TusharKumar
827
views
TusharKumar
asked
Jan 21, 2023
Digital Logic
numerical-answers
digital-logic
made-easy-test-series
+
–
3
votes
1
answer
243
How many NAND gates required?
h4kr
272
views
h4kr
asked
Jan 21, 2023
Digital Logic
digital-logic
combinational-circuit
+
–
0
votes
0
answers
244
Number of boolean fuctions
How many boolean functions are possible that satisfy the condition $f(a,b,c)$ = $f(c,b,a)$?
How many boolean functions are possible that satisfy the condition $f(a,b,c)$ = $f(c,b,a)$?
Chaitanya Kale
377
views
Chaitanya Kale
asked
Jan 19, 2023
Digital Logic
digital-logic
+
–
3
votes
1
answer
245
Difference between no of states of synchronous vs asynchronous counters
What are the no of states b/w synchronous vs asynchronous counters
What are the no of states b/w synchronous vs asynchronous counters
h4kr
277
views
h4kr
asked
Jan 5, 2023
Digital Logic
digital-logic
synchronous-asynchronous-circuits
+
–
0
votes
0
answers
246
A majority function is generated in a combinational circuit when the output is equal to 1 if the input variables have more 1’s than 0’s. The output is 0 otherwise. Make a 3-input majority function.
M.Zain
851
views
M.Zain
asked
Dec 30, 2022
Digital Logic
digital-logic
combinational-circuit
output
+
–
1
votes
0
answers
247
Draw the multilevel NAND circuit for the following expression: w(x + y + z) + xyz.
M.Zain
141
views
M.Zain
asked
Dec 30, 2022
Digital Logic
digital-logic
digital-circuits
normal
+
–
0
votes
0
answers
248
A sequential circuit has two D flip-flops, two inputs x and y, and one output Z is specified by the following next-state and output equations A(t+1) = xy’ + x B B(t+1) = xA +xB’ Z = A (a) Draw the logic diagram of the circuit. (b) List the state table for the sequential circuit. (c) Draw the corresponding state diagram.
M.Zain
606
views
M.Zain
asked
Dec 30, 2022
Digital Logic
digital-logic
sequential-circuit
output
+
–
0
votes
0
answers
249
Design a Asynchronous Up counter that start it’s counting from zero and ends at 11 and again starts from zero. Draw the output status of all Flip Flops after every clock. How many clocks are required to reach 11?
M.Zain
303
views
M.Zain
asked
Dec 30, 2022
Digital Logic
digital-logic
clock-cycles
flip-flop
+
–
0
votes
0
answers
250
Make a full adder with two 4 x 1 Multiplexers.
M.Zain
140
views
M.Zain
asked
Dec 30, 2022
Digital Logic
digital-logic
multiplexer
+
–
2
votes
0
answers
251
Choosing prime implicants in K-maps
I got a K-map with the following boolean function: F(A,B,C,D) = ΠM[3,4,6,9,11,14]+ Σd[0,7,8,10,13,15] In the following K-map following prime-implicants are considered: But I can chose ($\bar{A}$+$\bar{D}$) instead of ($\bar{A}$+$B$) like: So now ... $\bar{C}$+$\bar{D}$)($A$+$C$+$D$) So we get different f in the two cases or am I making a mistake somewhere?
I got a K-map with the following boolean function: F(A,B,C,D) = ΠM[3,4,6,9,11,14]+ Σd[0,7,8,10,13,15]In the following K-map following prime-implicants are considered:Bu...
h4kr
449
views
h4kr
asked
Dec 28, 2022
Digital Logic
prime-implicants
digital-logic
k-map
+
–
Page:
« prev
1
...
4
5
6
7
8
9
10
11
12
13
14
...
81
next »
Email or Username
Show
Hide
Password
I forgot my password
Remember
Log in
Register