Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
Recent questions tagged flip-flop
1
vote
1
answer
1
GO Classes 2023 | IIITH Mock Test 1 | Question: 37
A new flip-flop, called AB flip-flop, is created as shown below. What does the flip-flop do? Set command when $A = 0 , B = 0$ Reset command when $A = 0 , B = 1$ Hold command when $A = 1 ,B = 0$ Toggle command when $A = 1 , B = 1$
GO Classes
asked
in
Digital Logic
Mar 26
by
GO Classes
119
views
goclasses2023-iiith-mock-1
goclasses
digital-logic
sequential-circuit
flip-flop
1-mark
1
vote
1
answer
2
GO Classes 2023 | IIITH Mock Test 1 | Question: 38
In an $SR$ latch created by cross-coupling two NOR gates, which of the following values for $S$ and $R$ will lead to an indeterminate state? $S = 0, R = 0$ $S = 0, R = 1$ $S = 1, R = 0$ $S = 1, R = 1$
GO Classes
asked
in
Digital Logic
Mar 26
by
GO Classes
124
views
goclasses2023-iiith-mock-1
goclasses
digital-logic
sequential-circuit
flip-flop
1-mark
1
vote
1
answer
3
GATE CSE 2023 | Question: 33
Consider a sequential digital circuit consisting of $\mathrm{T}$ flip-flops and $\mathrm{D}$ flip-flops as shown in the figure. $\text{CLKIN}$ is the clock input to the circuit. At the beginning, $\text{Q1, Q2}$ and $\text{Q3}$ have values $0,1$ and $1,$ respectively. ... $\text{NEVER}$ be obtained with this digital circuit? $(0,0,1)$ $(1,0,0)$ $(1,0,1)$ $(1,1,1)$
admin
asked
in
Digital Logic
Feb 15
by
admin
1.3k
views
gatecse-2023
digital-logic
sequential-circuit
flip-flop
2-marks
2
votes
1
answer
4
GATE CSE 2023 | Memory Based Question: 22
The initial state of a given sequential circuit is $Q_0 Q_1 Q_2=011$. Which of the following state does not occur $101$ $111$ $001$ $100$
GO Classes
asked
in
Digital Logic
Feb 6
by
GO Classes
428
views
memorybased-gatecse2023
goclasses
digital-logic
sequential-circuit
flip-flop
0
votes
0
answers
5
Design a Asynchronous Up counter that start it’s counting from zero and ends at 11 and again starts from zero. Draw the output status of all Flip Flops after every clock. How many clocks are required to reach 11?
M.Zain
asked
in
Digital Logic
Dec 30, 2022
by
M.Zain
127
views
digital-logic
clock-cycles
flip-flop
1
vote
0
answers
6
DRDO CSE 2022 Paper 1 | Question: 23
For two flip-flops $F_{1}$ and $F_{2}$ and input $\mathrm{X}$, the next state and output is given as \[ \begin{array}{c} F_{1}(t+1)=\sum(1,2,5,6) \\ F_{2}(t+1)=\sum(3,7) \\ Y\left(F_{1}, F_{2}, X\right)=\sum(4,6) \end{array} \] Write functions for the next state and output of the circuit.
admin
asked
in
Digital Logic
Dec 15, 2022
by
admin
74
views
drdocse-2022-paper1
digital-logic
sequential-circuit
flip-flop
6-marks
descriptive
0
votes
1
answer
7
Digital Logic Question
rsansiya111
asked
in
Digital Logic
Oct 7, 2022
by
rsansiya111
187
views
digital-logic
flip-flop
sequential-circuit
Page:
1
2
3
4
5
6
...
8
next »
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
DRDO Scientist -B
ISRO Scientist-B 2023
BARC RECRUITMENT 2023
COAP Responses | GATE CSE 2023
Interview Experience : M.Tech AI at IIT Jodhpur, Self Sponsored
Subjects
All categories
General Aptitude
(2.8k)
Engineering Mathematics
(9.7k)
Digital Logic
(3.4k)
Programming and DS
(5.9k)
Algorithms
(4.6k)
Theory of Computation
(6.7k)
Compiler Design
(2.3k)
Operating System
(5.0k)
Databases
(4.6k)
CO and Architecture
(3.8k)
Computer Networks
(4.7k)
Non GATE
(1.4k)
Others
(2.4k)
Admissions
(665)
Exam Queries
(1.0k)
Tier 1 Placement Questions
(17)
Job Queries
(77)
Projects
(9)
Unknown Category
(867)
Recent questions tagged flip-flop
Recent Blog Comments
@Shubham Sharma 2 Is it possible to get a...
are MSc.(CS) students eligible?
It is said that the gate score will have 80%...
Maybe we should raise our concern in Supreme...
Mtech(RA) CSE 2023 IIT Bombay project 14. Does...