Register

Recent questions tagged flip-flop

0 votes
0 answers
151
Given S-R flip-flop in 0 state, what is the sequence of inputs necessary to cause the following sequence of states
Given an S-R flip-flop in the 0 state, what is the sequence of inputs necessary to cause the following sequence of states:0, 0, 1, 1, 0, 0, 1, 0, 1.
User Avatar
0 votes
0 answers
155
self dbt
https://gateoverflow.in/659/gate2000-2-12 is this a master slave fipflop ?? the clock to the second is not inverted .. the question should be like within same clock both operate but one is in positive edge and the other is in negative edge ??
https://gateoverflow.in/659/gate2000-2-12 is this a master slave fipflop ??the clock to the second is not inverted .. the question should be like within same clock both o...
User Avatar
0 votes
0 answers
156
self dbt
https://gateoverflow.in/659/gate2000-2-12 is this a master slave fipflop ?? the clock to the second is not inverted .. the question should be like within same clock both operate but one is in positive edge and the other is in negative edge ??
https://gateoverflow.in/659/gate2000-2-12 is this a master slave fipflop ??the clock to the second is not inverted .. the question should be like within same clock both o...
User Avatar
0 votes
1 answer
157
Virtula gate test
Can somebody explain the question, please?
Can somebody explain the question, please?
User Avatar
1 votes
0 answers
158
latch vs flip flop
what is the difference between latch and flip flop in terms of enable and clock ?someone pls explain with circuit diagram .
what is the difference between latch and flip flop in terms of enable and clock ?someone pls explain with circuit diagram .
User Avatar
1 votes
1 answer
160
UGC NET CSE | June 2009 | Part 2 | Question: 04
The characteristic equation of a $\text{JK}$ flip-flop is : $Q_{n+1}=J\cdot Q_{n}+K\cdot Q_{n}$ $Q_{n+1}=J\cdot \bar{Q}_{n}+\bar{K}\cdot Q_{n}$ $Q_{n+1}={Q}_{n}+J\cdot K$ $Q_{n+1}=\left ( J+K \right )Q_{n}$
The characteristic equation of a $\text{JK}$ flip-flop is :$Q_{n+1}=J\cdot Q_{n}+K\cdot Q_{n}$$Q_{n+1}=J\cdot \bar{Q}_{n}+\bar{K}\cdot Q_{n}$$Q_{n+1}={Q}_{n}+J\cdot K$$Q_...
User Avatar
8 votes
0 answers
161
General
I heard JK Master Slave flipflop is not in syllabus. But there is this question of 2001, https://gateoverflow.in/752/gate2001-11 which is based on JK Master Slave Flipflop. I just want to know is JK Master Slave Flipflop still in Gate 2018 Syllabus?
I heard JK Master Slave flipflop is not in syllabus.But there is this question of 2001, https://gateoverflow.in/752/gate2001-11 which is based on JK Master Slave Flipflop...
User Avatar
0 votes
0 answers
162
FLIP FLOP
what is the use of clock in flip flop ...explain please .......
what is the use of clock in flip flop ...explain please .......
User Avatar
0 votes
0 answers
163
Digital-Logic Flip-flop Counters
Qn) Ripple counter with preset works as? QN- 2) Construction of Decoder 4:16? QN- 3) 4 JK Flip-flops with high input. The frequency at output?
Qn) Ripple counter with preset works as?QN- 2) Construction of Decoder 4:16?QN- 3) 4 JK Flip-flops with high input. The frequency at output?
User Avatar
3 votes
3 answers
165
Number of Flip-Flops
Let the counting Sequence be 0 - 1 - 0 - 2 - 0 - 3 - 1, Then How many flip flops are required to implement the counter?
Let the counting Sequence be 0 - 1 - 0 - 2 - 0 - 3 - 1, Then How many flip flops are required to implement the counter?
User Avatar
0 votes
1 answer
166
Counters
Draw the Wave time diagram for the following counter and what is the mod value of the counter? Assume all J, k are attached to logic 1.
Draw the Wave time diagram for the following counter and what is the mod value of the counter?Assume all J, k are attached to logic 1.
User Avatar
1 votes
0 answers
169
ISRO 2008- ECE Flip flop counter
A counter is designed with six stages of flip flops. Determine the output frequency at the last (sixth) stage, when input frequency is $1$ $MHz$. $1$ $MHz$ $166$ $KHz$ $15.625$ $KHz$ $0$
A counter is designed with six stages of flip flops. Determine the output frequency at the last (sixth) stage, when input frequency is $1$ $MHz$.$1$ $MHz$$166$ $KHz$$15.6...
User Avatar
0 votes
1 answer
170
ISRO 2008- ECE SR flipflop to D flip flop
A $S$-$R$ flip flop with a clock input can be converted to a $’D’$ flip flop using : Two inverters the flip flop outputs ($Q$&$\bar{Q}$) connected to its inputs ($S$&$R$) One inverter Not possible
A $S$-$R$ flip flop with a clock input can be converted to a $’D’$ flip flop using :Two invertersthe flip flop outputs ($Q$&$\bar{Q}$) connected to its inputs ($S$&$R...
User Avatar
1 votes
2 answers
171
ISRO 2008- ECE Johnson Counter
The mod number of a Johnson counter will be always equal to the number of flip flops used : same twice $2N$ where $N$ is the number of flip flops. None of the these
The mod number of a Johnson counter will be always equal to the number of flip flops used :sametwice$2N$ where $N$ is the number of flip flops.None of the these
User Avatar
1 votes
1 answer
172
ISRO2013-ECE Digital Logic
What is the division factor of the given clock divider circuit? $2$ $3$ $1.5$ $2.5$
What is the division factor of the given clock divider circuit?$2$$3$$1.5$$2.5$
User Avatar
1 votes
0 answers
174
ISRO2016 -EC Digital Logic
$000, 001, 010, 011, 100\; \&$ repeats $100, 011, 010, 001, 000\; \&$ repeat $010, 011, 100, 000, 001\; \&$ repeats $101, 110, 111, 000, 001, 010, 011, 100 \;\&$ repeats
$000, 001, 010, 011, 100\; \&$ repeats$100, 011, 010, 001, 000\; \&$ repeat$010, 011, 100, 000, 001\; \&$ repeats$101, 110, 111, 000, 001, 010, 011, 100 \;\&$ repeats
User Avatar
Page: