Register

Recent questions tagged flip-flop

0 votes
2 answers
211
Number of flip flops required?
For the counting sequence 100, 200, 300 , 400 , 100 (repeat), the number of flip flops required are ?
For the counting sequence 100, 200, 300 , 400 , 100 (repeat), the number of flip flops required are ?
User Avatar
8 votes
3 answers
212
ISRO-2013-30
In a three stage counter, using $RS$ flip flops what will be the value of the counter after giving $9$ pulses to its input ? Assume that the value of counter before giving any pulses is $1$ : $1$ $2$ $9$ $10$
In a three stage counter, using $RS$ flip flops what will be the value of the counter after giving $9$ pulses to its input ? Assume that the value of counter before givin...
User Avatar
9 votes
2 answers
213
Design a counter for the following binary sequence: 0,4,5,3,1,6,2,7 and repeat.Use JK flip-flops | IIIT-Hyderbad
Design a counter for the following binary sequence: 0,4,5,3,1,6,2,7 and repeat.Use JK flip-flops
User Avatar
113 votes
20 answers
214
GATE CSE 2016 Set 1 | Question: 8
We want to design a synchronous counter that counts the sequence $0-1-0-2-0-3$ and then repeats. The minimum number of $\text{J-K}$ flip-flops required to implement this counter is _____________.
We want to design a synchronous counter that counts the sequence $0-1-0-2-0-3$ and then repeats. The minimum number of $\text{J-K}$ flip-flops required to implement this ...
User Avatar
0 votes
1 answer
215
T flipflop counters
What will be the value of G1 and G2 how to calculate them?
What will be the value of G1 and G2 how to calculate them?
User Avatar
0 votes
2 answers
216
flip flip output
I think given answer is wrong. can anybody help?
I think given answer is wrong. can anybody help?
User Avatar
0 votes
2 answers
218
A switch tail ring counter is made by using a single D FF.
A switch-tail ring counter is made by using a single D FF. The resulting circuit is (a) SR flip-flop (b) JK flip-flop (c) D flip-flop (d) T flip-flop
A switch-tail ring counter is made by using a single D FF. The resulting circuit is (a) SR flip-flop (b) JK flip-flop (c) D flip-flop...
User Avatar
1 votes
1 answer
219
When a JK flip flop is constructed from an SR flip flop
When a J-K flip-flop is constructed from an SR flip-flop a) S = JQ, R = K+JQ b) J = S, K = R c) J = SR'Q, K = S'(R+Q) d) S = JQ', R = KQ
When a J-K flip-flop is constructed from an SR flip-flopa) S = JQ, R = K+JQb) J = S, K = Rc) J = SR'Q, K = S'(R+Q)d) S = JQ', R = KQ
User Avatar
0 votes
2 answers
221
What happens when the input of a flip flop changes exactly at the time of the clock pulse transition?
Will the output be as per previous values or new values?
User Avatar
24 votes
4 answers
222
GATE1992-04-c
Design a $3$-bit counter using D-flip flops such that not more than one flip-flop changes state between any two consecutive states.
Design a $3$-bit counter using D-flip flops such that not more than one flip-flop changes state between any two consecutive states.
User Avatar
47 votes
5 answers
225
GATE IT 2007 | Question: 7
Which of the following input sequences for a cross-coupled $R-S$ flip-flop realized with two $NAND$ gates may lead to an oscillation? $11, 00$ $01, 10$ $10, 01$ $00, 11$
Which of the following input sequences for a cross-coupled $R-S$ flip-flop realized with two $NAND$ gates may lead to an oscillation?$11, 00$$01, 10$$10, 01$$00, 11$
User Avatar
19 votes
1 answer
226
GATE CSE 1994 | Question: 2-1
The number of flip-flops required to construct a binary modulo $N$ counter is __________
The number of flip-flops required to construct a binary modulo $N$ counter is __________
User Avatar
47 votes
9 answers
229
GATE CSE 2004 | Question: 18, ISRO2007-31
In an $SR$ latch made by cross-coupling two NAND gates, if both $S$ and $R$ inputs are set to $0$, then it will result in $Q = 0, Q' = 1$ $Q = 1, Q' = 0$ $Q = 1, Q' = 1$ Indeterminate states
In an $SR$ latch made by cross-coupling two NAND gates, if both $S$ and $R$ inputs are set to $0$, then it will result in$Q = 0, Q' = 1$$Q = 1, Q' = 0$$Q = 1, Q' = 1$Inde...
User Avatar
37 votes
5 answers
231
GATE CSE 2000 | Question: 2.12
The following arrangement of master-slave flip flops has the initial state of $P, Q$ as $0, 1$ (respectively). After three clock cycles the output state $P, Q$ is (respectively), $1, 0$ $1, 1$ $0, 0$ $0, 1$
The following arrangement of master-slave flip flopshas the initial state of $P, Q$ as $0, 1$ (respectively). After three clock cycles the output state $P, Q$ is (respect...
User Avatar
Page: