The Gateway to Computer Science Excellence
For all GATE CSE Questions
Toggle navigation
GATE Overflow
Facebook Login
Google Login
or
Email or Username
Password
Remember
Login
Register

I forgot my password
All Activity
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous
Blogs
New Blog
Exams
First time here? Checkout the
FAQ
!
x
×
Close
Use the google search bar on side panel. It searches through all previous GATE/other questions.
Recent questions tagged gate1996
0
votes
1
answer
1
GATE199624b
Consider the synchronous sequential circuit in the below figure Given that the initial state of the circuit is S$_4$, identify the set of states, which are not reachable.
asked
Feb 10
in
Digital Logic
by
jothee
Veteran
(
112k
points)

68
views
gate1996
normal
digitallogic
circuitoutput
+17
votes
2
answers
2
GATE199627
A library relational database system uses the following schema USERS (User#, User Name, Home Town) BOOKS (Book#, Book Title, Author Name) ISSUED (Book#, User#, Date) Explain in one English sentence, what each of the following relational algebra queries ... BOOKS} \bowtie \sigma_{\text{Home Town=Delhi}} \left(\text{USERS} \bowtie \text{ISSUED}\right)\right)$
asked
Oct 10, 2014
in
Databases
by
Kathleen
Veteran
(
69k
points)

758
views
gate1996
databases
relationalalgebra
normal
+11
votes
2
answers
3
GATE199626
A computer system has a three level memory hierarchy, with access time and hit ratios as shown below: Level 1 (Cache memory) Access time = 50 nsec/byte Size Hit Ratio 8 M byte 0.80 16 M byte 0.90 64 M byte 0.95 Level 2 (main ... access time of less than 100 nsec What is the average access time achieved using the chosen sizes of level 1 and level 2 memories?
asked
Oct 10, 2014
in
CO & Architecture
by
Kathleen
Veteran
(
69k
points)

1.9k
views
gate1996
coandarchitecture
cachememory
normal
+14
votes
4
answers
4
GATE1996_25
A hard disk is connected to a $50$ MHz processor through a DMA controller. Assume that the initial setup of a DMA transfer takes $1000$ clock cycles for the processor, and assume that the handling of the interrupt at DMA completion requires $500$ clock cycles for ... 16 Kbytes 0.90 16 Kbytes 0.99 64 Kbytes 0.95 64 Kbytes 0.995 Size Hit Ratio 250 M bytes 1.0
asked
Oct 10, 2014
in
CO & Architecture
by
Kathleen
Veteran
(
69k
points)

1.9k
views
gate1996
coandarchitecture
iohandling
dma
normal
+6
votes
2
answers
5
GATE199624a
Consider the synchronous sequential circuit in the below figure Draw a state diagram, which is implemented by the circuit. Use the following names for the states corresponding to the values of flipflops as given below. Q1 Q2 Q3 State 0 0 0 S$_0$ 0 0 1 S$_1$             1 1 1 S$_7$
asked
Oct 10, 2014
in
Digital Logic
by
Kathleen
Veteran
(
69k
points)

898
views
gate1996
digitallogic
circuitoutput
normal
+15
votes
2
answers
6
GATE199623
A file system with a onelevel directory structure is implemented on a disk with disk block size of $4K$ bytes. The disk is used as follows: Diskblock 0 File Allocation Table, consisting of one 8bit entry per data block, representing the ... 3 Datablock 2; etc. What is the maximum possible number of files? What is the maximum possible file size in blocks
asked
Oct 10, 2014
in
Operating System
by
Kathleen
Veteran
(
69k
points)

1.7k
views
gate1996
operatingsystem
disks
normal
filesystem
+13
votes
4
answers
7
GATE199622
A computer system uses the Banker's Algorithm to deal with deadlocks. Its current state is shown in the table below, where P0, P1, P2 are processes, and R0, R1, R2 are resources types. Maximum Need Current Allocation Available R0 R1 R2 R0 R1 ... system can be in this state What will the system do on a request by process P0 for one unit of resource type R1?
asked
Oct 10, 2014
in
Operating System
by
Kathleen
Veteran
(
69k
points)

1.1k
views
gate1996
operatingsystem
resourceallocation
normal
+20
votes
1
answer
8
GATE199621
The concurrent programming constructs fork and join are as below: fork <label> which creates a new process executing from the specified label join <variable> which decrements the specified synchronization variable (by 1) and terminates the process if the new value is ... Fork L4 S1 L1 : join N S3 L2 : join M S5 L3:S2 Goto L1 L4:S4 Goto L2 Next:
asked
Oct 10, 2014
in
Operating System
by
Kathleen
Veteran
(
69k
points)

1.3k
views
gate1996
operatingsystem
processsynchronization
normal
+13
votes
2
answers
9
GATE1996_20
Consider the syntaxdirected translation schema (SDTS) shown below: $E\rightarrow E + E$ {print “+”} $E\rightarrow E * E$ {print “.”} $E\rightarrow id$ {print id.name} $E\rightarrow (E)$ An LRparser ... production. Draw the parse tree and write the translation for the sentence. $(a+b)*(c+d)$, using SDTS given above.
asked
Oct 10, 2014
in
Compiler Design
by
Kathleen
Veteran
(
69k
points)

514
views
gate1996
compilerdesign
syntaxdirectedtranslation
normal
+2
votes
1
answer
10
GATE1996_19
Consider the following program in pseudoPascal syntax. What is printed by the program if parameter $a$ in procedure test1 is passed as callbyreference parameter callbyvalueresult parameter program Example (input, output) var b: integer; procedure test2: begin b:=10; end ... 2: ', a, b); end begin (*Example*) b:=3; test1(b); writeln('point3: ', b); end
asked
Oct 10, 2014
in
Programming
by
Kathleen
Veteran
(
69k
points)

239
views
gate1996
programming
parameterpassing
normal
outofsyllabusnow
+14
votes
2
answers
11
GATE199618
Consider the following program that attempts to locate an element $x$ in an array $a[ ]$ using binary search. Assume $N > 1$. The program is erroneous. Under what conditions does the program fail? var i,j,k: integer; x: integer; a: array; [1..N] of integer; ... ; if (a[k] = x) then writeln ('x is in the array') else writeln ('x is not in the array') end;
asked
Oct 10, 2014
in
Algorithms
by
Kathleen
Veteran
(
69k
points)

539
views
gate1996
algorithms
searching
normal
+13
votes
5
answers
12
GATE1996_17
Let $G$ be the directed, weighted graph shown in below figure We are interested in the shortest paths from $A$. Output the sequence of vertices identified by the Dijkstra's algorithm for single source shortest path when the algorithm is started at node ... of vertices in the shortest path from $A$ to $E$ What is the cost of the shortest path from $A$ to $E$?
asked
Oct 10, 2014
in
Algorithms
by
Kathleen
Veteran
(
69k
points)

1.1k
views
gate1996
algorithms
graphalgorithms
normal
+9
votes
1
answer
13
GATE1996_16
A complete, undirected, weighted graph $G$ is given on the vertex $\{0, 1,\dots, n 1\}$ for any fixed â€˜nâ€™. Draw the minimum spanning tree of $G$ if the weight of the edge $(u, v)$ is $\mid uv\mid$ the weight of the edge $(u, v)$ is $u + v$
asked
Oct 10, 2014
in
Algorithms
by
Kathleen
Veteran
(
69k
points)

498
views
gate1996
algorithms
graphalgorithms
spanningtree
normal
+12
votes
3
answers
14
GATE1996_15
Insert the characters of the string $K \ R \ P \ C \ S \ N \ Y \ T \ J \ M$ into a hash table of size $10$. Use the hash function $$h(x)=( ord (x) â€“ ord ("a") + 1) \mod 10$$ and linear probing to resolve collisions. Which insertions cause collisions? Display the final hash table.
asked
Oct 10, 2014
in
DS
by
Kathleen
Veteran
(
69k
points)

949
views
gate1996
datastructure
hashing
normal
+12
votes
2
answers
15
GATE199614
A two dimensional array $A[1..n][1..n]$ of integers is partially sorted if $\forall i, j\in [1..n1], A[i][j] < A[i][j+1] \text{ and } A[i][j] < A[i+1][j]$ Fill in the blanks: The smallest item in the array is at $A[i][j]$ where $i=__$ and $j= ... +1][j] < A[i][j] ___ then begin A[i][j]:=A[i+1][j]; i:=i+1; end else begin _____ end A[i][j]:= ____ end
asked
Oct 10, 2014
in
Algorithms
by
Kathleen
Veteran
(
69k
points)

738
views
gate1996
algorithms
sorting
normal
+11
votes
2
answers
16
GATE1996_13
Let $Q=\left( \left\{q_1,q_2 \right\}, \left\{a,b\right \}, \left\{a,b,\bot \right\}, \delta, \bot, \phi \right)$ be a pushdown automaton accepting by empty stack for the language which is the set of all nonempty even palindromes over the set $\ ... delta(q_2,b,b) = \left\{(q_2, \epsilon)\right\}$ $\delta(q_2,\epsilon,\bot) = \left\{(q_2, \epsilon)\right\}$
asked
Oct 10, 2014
in
Theory of Computation
by
Kathleen
Veteran
(
69k
points)

428
views
gate1996
theoryofcomputation
pushdownautomata
normal
+15
votes
1
answer
17
GATE1996_12
Given below are the transition diagrams for two finite state machines $M_1$ and $M_2$ recognizing languages $L_1$ and $L_2$ respectively. Display the transition diagram for a machine that recognizes $L_1.L_2$, obtained from transition diagrams for ... by adding only $\varepsilon$ transitions and no new states. (Final states are enclosed in double circles).
asked
Oct 10, 2014
in
Theory of Computation
by
Kathleen
Veteran
(
69k
points)

599
views
gate1996
theoryofcomputation
finiteautomata
normal
+18
votes
5
answers
18
GATE1996_11
Let $G$ be a contextfree grammar where $G=(\{S, A, B, C\}, \{a, b, d\}, P, S)$ with the productions in $P$ given below. $S \rightarrow ABAC$ $A \rightarrow aA \mid \varepsilon$ $B \rightarrow bB \mid \varepsilon$ $C ... \varepsilon$ productions and no unit productions. (A unit production is of the form $x \rightarrow y$, and $x$ and $y$ are non terminals).
asked
Oct 10, 2014
in
Compiler Design
by
Kathleen
Veteran
(
69k
points)

755
views
gate1996
compilerdesign
grammar
normal
+6
votes
3
answers
19
GATE1996_10
Let $A = \begin{bmatrix} a_{11} && a_{12} \\ a_{21} && a_{22} \end{bmatrix} \text { and } B = \begin{bmatrix} b_{11} && b_{12} \\ b_{21} && b_{22} \end{bmatrix}$ be two matrices such that $AB=I$. ... } 1 && 0 \\ 1 && 1 \end{bmatrix}$ and $CD =I$. Express the elements of $D$ in terms of the elements of $B$.
asked
Oct 10, 2014
in
Linear Algebra
by
Kathleen
Veteran
(
69k
points)

382
views
gate1996
linearalgebra
matrices
normal
+1
vote
1
answer
20
GATE1996_9
The Fibonacci sequence $\{f_1, f_2, f_3 \dots f_n\}$ is defined by the following recurrence: $$f_{n+2} = f_{n+1} + f_n, n \geq 1; f_2 =1:f_1=1$$ Prove by induction that every third element of the sequence is even.
asked
Oct 10, 2014
in
Set Theory & Algebra
by
Kathleen
Veteran
(
69k
points)

172
views
gate1996
settheory&algebra
recurrence
proof
+14
votes
3
answers
21
GATE1996_8
Let $F$ be the collection of all functions $f: \{1, 2, 3\} \to \{1, 2, 3\}$. If $f$ and $g \in F$, define an equivalence relation $\sim$ by $f\sim g$ if and only if $f(3) = g(3)$. Find the number of equivalence classes defined by $\sim$. Find the number of elements in each equivalence class.
asked
Oct 10, 2014
in
Set Theory & Algebra
by
Kathleen
Veteran
(
69k
points)

916
views
gate1996
settheory&algebra
relations
functions
normal
+13
votes
1
answer
22
GATE19967
A demand paged virtual memory system uses 16 bit virtual address, page size of 256 bytes, and has 1 Kbyte of main memory. LRU page replacement is implemented using list, whose current status (page number is decimal) is For each hexadecimal address in ... , 010D, 10FF, 11B0 indicate the new status of the list page faults, if any, and page replacements, if any.
asked
Oct 10, 2014
in
Operating System
by
Kathleen
Veteran
(
69k
points)

1.2k
views
gate1996
operatingsystem
virtualmemory
normal
0
votes
1
answer
23
GATE1996_6
An 8052 based system has an output port with address 00H. Consider the following assembly language program. ORG 0100H MVI A, 00H LXI H, 0105H OUT 00H INR A PCHL HLT What does the program do with respect to the output port $00H$ ? Show the waveforms at the three least significant bits of the port $00H$.
asked
Oct 9, 2014
in
CO & Architecture
by
Kathleen
Veteran
(
69k
points)

213
views
gate1996
coandarchitecture
8085
outofsyllabusnow
+9
votes
2
answers
24
GATE19965
A logic network has two data inputs $A$ and $B$, and two control inputs $C_0$ and $C_1$. It implements the function $F$ according to the following table. $C_1$ $C_2$ $F$ 0 0 $\overline{A+B}$ 0 1 $A + B$ 1 0 $A \oplus B$ Implement the circuit ... one 4 to 1 Multiplexer, one 2input Exclusive OR gate, one 2input AND gate, one 2input OR gate and one Inverter.
asked
Oct 9, 2014
in
Digital Logic
by
Kathleen
Veteran
(
69k
points)

596
views
gate1996
digitallogic
normal
digitalcircuits
+21
votes
3
answers
25
GATE1996_4
A binary search tree is used to locate the number $43$. Which of the following probe sequences are possible and which are not? Explain. (a) $61$ $52$ $14$ $17$ $40$ $43$ (b) $2$ $3$ $50$ $40$ $60$ $43$ (c) $10$ $65$ $31$ $48$ $37$ $43$ (d) $81$ $61$ $52$ $14$ $41$ $43$ (e) $17$ $77$ $27$ $66$ $18$ $43$
asked
Oct 9, 2014
in
DS
by
Kathleen
Veteran
(
69k
points)

2.5k
views
gate1996
datastructure
binarysearchtree
normal
+8
votes
2
answers
26
GATE1996_3
Let $f$ be a function defined by $$f(x) = \begin{cases} x^2 &\text{ for }x \leq 1\\ ax^2+bx+c &\text{ for } 1 < x \leq 2 \\ x+d &\text{ for } x>2 \end{cases}$$ Find the values for the constants $a$, $b$, $c$ and $d$ so that $f$ is continuous and differentiable everywhere on the real line.
asked
Oct 9, 2014
in
Calculus
by
Kathleen
Veteran
(
69k
points)

708
views
gate1996
calculus
continuity
differentiability
normal
+13
votes
2
answers
27
GATE1996_2.25
A micro program control unit is required to generate a total of 25 control signals. Assume that during any microinstruction, at most two control signals are active. Minimum number of bits required in the control word to generate the required control signals will be 2 2.5 10 12
asked
Oct 9, 2014
in
CO & Architecture
by
Kathleen
Veteran
(
69k
points)

3.4k
views
gate1996
coandarchitecture
microprogramming
normal
+8
votes
4
answers
28
GATE19962.24
What is the equivalent Boolean expression in productofsums form for the Karnaugh map given in Fig $B\overline{D} + \overline{B}D$ $(B + \overline{C} +D) (\overline{B} + C + \overline{D})$ $(B + {D})(\overline{B} +\overline{ D})$ $(B + \overline{D})(\overline{B} + {D})$
asked
Oct 9, 2014
in
Digital Logic
by
Kathleen
Veteran
(
69k
points)

924
views
gate1996
digitallogic
kmap
easy
+21
votes
2
answers
29
GATE1996_2.23
Consider the following state table for a sequential machine. The number of states in the minimized machine will be Input $0$ $1$ Present State A $D, 0$ $B, 1$ B $A, 0$ $C, 1$ C $A, 0$ $B, 1$ D $A, 1$ $C, 1$ Next state, Output $4$ $3$ $2$ $1$
asked
Oct 9, 2014
in
Theory of Computation
by
Kathleen
Veteran
(
69k
points)

1.5k
views
gate1996
theoryofcomputation
normal
finiteautomata
+12
votes
1
answer
30
GATE19962.22
Consider the circuit in figure. $f$ implements $\overline{A} \overline{B}C + \overline{A}B \overline{C} + ABC$ $A + B + C$ $A \oplus B \oplus C$ $AB + BC + CA$
asked
Oct 9, 2014
in
Digital Logic
by
Kathleen
Veteran
(
69k
points)

1.3k
views
gate1996
digitallogic
circuitoutput
easy
Page:
1
2
3
next »
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Applying to NUS
THANK U GO !!
need advice
A journey with GO from Air: 2494 to Air: 223
Thanks to GATE Overflow.
Follow @csegate
Gatecse
Recent questions tagged gate1996
Recent Blog Comments
kafi badjiya likhe ho ....... Congrats once again ...
every year many companies visit ...
congratulations
Yes. That is Go pdf
Congrats Ankush :) :)
34,210
questions
40,895
answers
116,086
comments
39,794
users