Register

Recent questions tagged interrupts

35 votes
5 answers
91
GATE CSE 2007 | Question: 72
Consider the following program segment. Here $\text{R1, R2}$ and $\text{R3}$ ... is word addressable. After the execution of this program, the content of memory location $2010$ is: $100$ $101$ $102$ $110$
Consider the following program segment. Here $\text{R1, R2}$ and $\text{R3}$ are the general purpose registers.$$\small \begin{array}{|c|l|l||c|} \hline & \text {Instruct...
User Avatar
1 votes
1 answer
94
Interrupts
Can someone explain that will Interrupt Service routine will also follow that time sharing environment like other normal processes in system.? I think not. But i want to know difference in execution of normal process and Interrupt subroutine.   @Arjun Sir
Can someone explain that will Interrupt Service routine will also follow that time sharing environment like other normal processes in system.?I think not. But i want to k...
User Avatar
28 votes
4 answers
96
GATE CSE 1993 | Question: 6.8
The details of an interrupt cycle are shown in figure. Given that an interrupt input arrives every $1$ msec, what is the percentage of the total time that the CPU devotes for the main program execution.
The details of an interrupt cycle are shown in figure.Given that an interrupt input arrives every $1$ msec, what is the percentage of the total time that the CPU devote...
User Avatar
28 votes
4 answers
100
GATE CSE 1998 | Question: 1.18
Which of the following devices should get higher priority in assigning interrupts? Hard disk Printer Keyboard Floppy disk
Which of the following devices should get higher priority in assigning interrupts?Hard diskPrinterKeyboardFloppy disk
User Avatar
18 votes
2 answers
101
GATE CSE 1999 | Question: 1.9
Listed below are some operating system abstractions (in the left column) and the hardware components (in the right column) ... 4 (A) - 3 (B) - 2 (C) - 4 (D) - 1 (A) - 4 (B) - 1 (C) - 2 (D) - 3
Listed below are some operating system abstractions (in the left column) and the hardware components (in the right column)$$\small \begin{array}{cl|cl}\hline \text{(A)}& ...
User Avatar
55 votes
5 answers
104
GATE CSE 2007 | Question: 71
Consider the following program segment. Here $\text{R1, R2}$ and $\text{R3}$ ... word addressable. The number of memory references for accessing the data in executing the program completely is $10$ $11$ $20$ $21$
Consider the following program segment. Here $\text{R1, R2}$ and $\text{R3}$ are the general purpose registers.$$\begin{array}{|l|l|l|c|} \hline & \text {Instruction} & \...
User Avatar
23 votes
4 answers
105
GATE CSE 2002 | Question: 1.9
A device employing INTR line for device interrupt puts the CALL instruction on the data bus while: $\overline{INTA}$ is active HOLD is active READY is inactive None of the above
A device employing INTR line for device interrupt puts the CALL instruction on the data bus while:$\overline{INTA}$ is activeHOLD is activeREADY is inactiveNone of the ab...
User Avatar
30 votes
1 answer
106
GATE CSE 2001 | Question: 1.12
A processor needs software interrupt to test the interrupt system of the processor implement co-routines obtain system services which need execution of privileged instructions return from subroutine
A processor needs software interrupt totest the interrupt system of the processorimplement co-routinesobtain system services which need execution of privileged instructio...
User Avatar
Page: