Register

Recent questions tagged memory-management

0 votes
1 answer
2
Paging
If Page size = Frame size is always true and offset in Logical address = offset in physical address holds Then how/why Logical address size can come different than physical address size?
If Page size = Frame size is always true and offset in Logical address = offset in physical address holdsThen how/why Logical address size can come different than physica...
User Avatar
0 votes
0 answers
3
memory management
we have 8 pages (each side 32B) to store in physical memory of 2^32 bits how many bits are required to identify each page , according to me 3 bits are required but that is wrong plz explain why
we have 8 pages (each side 32B) to store in physical memory of 2^32 bits how many bits are required to identify each page , according to me 3 bits are required but that i...
User Avatar
1 votes
1 answer
5
Array, Memory Allocation
In what cases does an uninitialized array have values = 0 and for which cases does it have values = garbage values. How to differentiate?
In what cases does an uninitialized array have values = 0 and for which cases does it have values = garbage values. How to differentiate?
User Avatar
3 votes
2 answers
6
ISRO 2024
Which of the following heap memory allocation strategies is likely to exploit spatial locality of memory accesses in a program, the most? Best Fit First Fit Next Fit Last Fit
Which of the following heap memory allocation strategies is likely to exploit spatial locality of memory accesses in a program, the most?Best FitFirst FitNext FitLast Fit...
User Avatar
0 votes
1 answer
7
ISRO 2024
Any attempt by a process to access memory allocated to OS or process of other results into Trap to OS Context Switching Page fault Invocation to Scheduler Despatch
Any attempt by a process to access memory allocated to OS or process of other results intoTrap to OSContext SwitchingPage faultInvocation to Scheduler Despatch
User Avatar
0 votes
1 answer
8
Memory System
Design a memory system of capacity 2048x16 using 128x8 RAM chips. Show address lines, data lines, and control signals
Design a memory system of capacity 2048x16 using 128x8 RAM chips. Show address lines, data lines, and control signals
User Avatar
0 votes
1 answer
11
Find seek time using FCFS,SSTF, SCAN.C-SCAN, LOOK for the following string 98, 183, 37, 122, 14, 124, 65, 67 Assume that request queue (0-199).and Head pointer 53
Find seek time using FCFS,SSTF, SCAN.C-SCAN, LOOK for the following string98, 183, 37, 122, 14, 124, 65, 67Assume that request queue (0-199).and Head pointer 53
User Avatar
0 votes
2 answers
13
Memory Management And Paging
Can Any explain the relationship between The “ Word Size “ and “ Logical Address Space “
Can Any explain the relationship between The “ Word Size “ and “ Logical Address Space “
User Avatar
0 votes
1 answer
15
Asked in NIMCET Exam 2010
A main memory has an access time of 45 ns. A 5 ns time gap is necessary for the completion of one access to the beginning of the next access. The bandwidth of the memory (a) 25 MHz (b) 20 MHz (c) 40 MHz (d) 50 MHz
A main memory has an access time of 45 ns. A 5 ns time gap is necessary for the completion of one access to the beginning of the next access. The bandwidth of the memory(...
User Avatar
Page: