Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
Recent questions tagged morris-mano
0
votes
0
answers
1
Morris Mano Edition 3 Exercise 9 Question 24 (Page No. 396)
The boolean functions for the input of SR latch are as follows. Obtain the circuit diagram using a minimum number of NAND gates. $S = x _1’x _2’x _3 + x _1x _2x _3$. $R = x _1x _2’ + x _2x _3’$
ajaysoni1924
asked
in
Digital Logic
Apr 8, 2019
by
ajaysoni1924
477
views
digital-logic
morris-mano
sequential-circuit
synchronous-asynchronous-circuits
min-no-gates
1
vote
0
answers
2
Morris Mano Edition 3 Exercise 9 Question 23 (Page No. 396)
Draw the logic diagram of the product of sum expression $ Y = (x _1 + x _2’)(x _2 + x _3)$ Show that there is a static 0 hazard when $x _1$ and $x _3$ is equal to zero and $x _2$ goes from 0 to 1.Find a way to remove hazard by adding one more OR gate.
ajaysoni1924
asked
in
Digital Logic
Apr 8, 2019
by
ajaysoni1924
416
views
digital-logic
morris-mano
sequential-circuit
synchronous-asynchronous-circuits
hazards
0
votes
0
answers
3
Morris Mano Edition 3 Exercise 9 Question 22 (Page No. 396)
Find a circuit that has no static hazard and implements the boolean function: F(A,B,C,D) = $\sum(0,2,6,7,8,10,12)$
ajaysoni1924
asked
in
Digital Logic
Apr 8, 2019
by
ajaysoni1924
560
views
digital-logic
morris-mano
sequential-circuit
synchronous-asynchronous-circuits
hazards
2
votes
0
answers
4
Morris Mano Edition 3 Exercise 9 Question 18 (Page No. 395)
Merge each of the primitive flow table shown in the figure. Proceed as follows: Find all compatible pairs by means of implication table. Find the maximal compatibles by means of a merger diagram FInd the minimal set of compatibles that covers all the states and is closed.
ajaysoni1924
asked
in
Digital Logic
Apr 8, 2019
by
ajaysoni1924
638
views
digital-logic
morris-mano
sequential-circuit
synchronous-asynchronous-circuits
0
votes
0
answers
5
Morris Mano Edition 3 Exercise 9 Question 17 (Page No. 395)
Reduce the number of states in the state table listed below. Use an implication table.
ajaysoni1924
asked
in
Digital Logic
Apr 8, 2019
by
ajaysoni1924
299
views
digital-logic
morris-mano
sequential-circuit
synchronous-asynchronous-circuits
0
votes
0
answers
6
Morris Mano Edition 3 Exercise 9 Question 16 (Page No. 395)
Using the implication table method, show that the state table listed in the figure cannot be reduced any further.
ajaysoni1924
asked
in
Digital Logic
Apr 8, 2019
by
ajaysoni1924
286
views
digital-logic
morris-mano
sequential-circuit
synchronous-asynchronous-circuits
0
votes
0
answers
7
Morris Mano Edition 3 Exercise 9 Question 15 (Page No. 395)
Assign output values to the don’t care states in the flow tables in the figure below in such a way as to avoid transient output places
ajaysoni1924
asked
in
Digital Logic
Apr 8, 2019
by
ajaysoni1924
317
views
digital-logic
morris-mano
sequential-circuit
synchronous-asynchronous-circuits
1
vote
0
answers
8
Morris Mano Edition 3 Exercise 9 Question 14 (Page No. 394)
It is necessary to design an asynchronous sequential circuit with two inputs, $x _1 and x _2$, and one output $z$. Initially, both input and output are zero. when $x _1 and x _2$ becomes 1, z becomes 1. when the ... for the circuit and show that it can be reduced to the flow table shown in the figure complete the design of the circuit.
ajaysoni1924
asked
in
Digital Logic
Apr 8, 2019
by
ajaysoni1924
570
views
digital-logic
morris-mano
sequential-circuit
synchronous-asynchronous-circuits
1
vote
0
answers
9
Morris Mano Edition 3 Exercise 9 Question 13,25 (Page No. 394)
A traffic light is installed at the junction of the railroad and a road. The traffic light is controlled by two switches in the rails placed one mile apart on either side of the junction. A switch is turned on when a ... circuit. show that the flow table can be reduced to four rows Complete the circuit specified in the above problem.
ajaysoni1924
asked
in
Digital Logic
Apr 8, 2019
by
ajaysoni1924
752
views
digital-logic
morris-mano
sequential-circuit
synchronous-asynchronous-circuits
0
votes
0
answers
10
Morris Mano Edition 3 Exercise 9 Question 12 (Page No. 394)
Obtain a primitive flow table for a circuit with two inputs, $x _1 and x _2$ and two outputs $y _1 and y _2$, that satisfy the following four conditions. When $x _1x _2 = 00$, the output is $z _1z _2 = 00$. when $x _1 = 1$ and ... $x _1$ changes from 0 to 1, the output is $z _1z _2$ = 10. otherwise the output does not change.
ajaysoni1924
asked
in
Digital Logic
Apr 8, 2019
by
ajaysoni1924
958
views
digital-logic
morris-mano
sequential-circuit
synchronous-asynchronous-circuits
0
votes
0
answers
11
Morris Mano Edition 3 Exercise 9 Question 11 (Page No. 394)
Implement the circuit defined below with NAND SR latch. An asynchronous sequential circuit has two internal states and one output. The excitation and output functions describing the circuit are as follows. $Y _1 = x _1x _2 + x _1y _2’ + x _2’y _1$ $Y _2 = x _2 + x _1y _1’y _2 + x _1’y _1$ $z = x _2 + y _1$
ajaysoni1924
asked
in
Digital Logic
Apr 8, 2019
by
ajaysoni1924
300
views
digital-logic
morris-mano
sequential-circuit
synchronous-asynchronous-circuits
latch
1
vote
0
answers
12
Morris Mano Edition 3 Exercise 9 Question 10 (Page No. 394)
Implement the circuit with defined below with NOR SR latch. an asynchronous circuit is described by the following excitation and output functions: $Y = x _1x _2’ + (x _1 + x _2’)y$ $z = y$
ajaysoni1924
asked
in
Digital Logic
Apr 8, 2019
by
ajaysoni1924
240
views
digital-logic
morris-mano
sequential-circuit
synchronous-asynchronous-circuits
latch
0
votes
0
answers
13
Morris Mano Edition 3 Exercise 9 Question 9 (Page No. 394)
For the asynchronous sequential circuit shown in the figure: Derive the boolean functions for the outputs of two SR latches $Y _1 and Y _2$. Note that the S input of the second latch is $x _1’y _1’$. Derive the transition table and output map of the circuit.
ajaysoni1924
asked
in
Digital Logic
Apr 7, 2019
by
ajaysoni1924
630
views
digital-logic
morris-mano
sequential-circuit
synchronous-asynchronous-circuits
latch
flip-flop
0
votes
0
answers
14
Morris Mano Edition 3 Exercise 9 Question 8 (Page No. 394)
Convert the circuit of the figure to the asynchronous sequential circuit by removing the clock-pulse(CP) and changes the flip-flops to the SR latches. Derive the transition table and output map of the modified circuit.
ajaysoni1924
asked
in
Digital Logic
Apr 7, 2019
by
ajaysoni1924
250
views
digital-logic
morris-mano
sequential-circuit
synchronous-asynchronous-circuits
flip-flop
0
votes
0
answers
15
Morris Mano Edition 3 Exercise 9 Question 7 (Page No. 394)
Analyze the T flip-flop shown in the figure. Obtain the transition table and show that the circuit is unstable when both T and CP are equal to 1.
ajaysoni1924
asked
in
Digital Logic
Apr 7, 2019
by
ajaysoni1924
204
views
digital-logic
morris-mano
sequential-circuit
synchronous-asynchronous-circuits
flip-flop
1
vote
0
answers
16
Morris Mano Edition 3 Exercise 9 Question 6 (Page No. 393)
Investigate the transition table of the figure and determine all the race conditions whether they are critical or not critical. Also, determine whether there are any cycles.
ajaysoni1924
asked
in
Digital Logic
Apr 7, 2019
by
ajaysoni1924
553
views
digital-logic
morris-mano
sequential-circuit
synchronous-asynchronous-circuits
0
votes
0
answers
17
Morris Mano Edition 3 Exercise 9 Question 5 (Page No. 393)
Convert the flow table of the figure into a transition table by assigning the following binary values to the states: a = 00, b = 11, and c = 10. Assign values to the extra fourth state to avoid critical races. Assign output to the don’t care states to avoid momentary false output. Derive the logic diagram of the circuit.
ajaysoni1924
asked
in
Digital Logic
Apr 7, 2019
by
ajaysoni1924
645
views
digital-logic
morris-mano
sequential-circuit
synchronous-asynchronous-circuits
7
votes
0
answers
18
Morris Mano Edition 3 Exercise 9 Question 4 (Page No. 392)
An asynchronous sequential circuit has two internal states and one output. The excitation and output functions describing the circuit are as follows. $Y _1 = x _1x _2 + x _1y _2' + x _2'y _1$ ... Draw the logic diagram of the circuit. Derive the transition table and the output map. Obtain a flow table for the circuit.
ajaysoni1924
asked
in
Digital Logic
Apr 7, 2019
by
ajaysoni1924
2.1k
views
digital-logic
morris-mano
sequential-circuit
synchronous-asynchronous-circuits
1
vote
0
answers
19
Morris Mano Edition 3 Exercise 9 Question 3 (Page No. 392)
an asynchronous circuit is described by the following excitation and output functions: $Y = x _1x _2’ + (x _1 + x _2’)y$ $z = y$ Draw the logic diagram of the circuit. Derive the transition table and the output map. obtain a two-state flow table. Describe in the words the behavior of the circuit.
ajaysoni1924
asked
in
Digital Logic
Apr 7, 2019
by
ajaysoni1924
427
views
digital-logic
morris-mano
sequential-circuit
synchronous-asynchronous-circuits
2
votes
0
answers
20
Morris Mano Edition 3 Exercise 9 Question 2 (Page No. 392)
Derive a transition table for the asynchronous sequential circuit given in the figure. Determine the sequence of the internal states $y _1Y _2$ for the following sequence of the input $x _1x _2$: 00,10,11,01,11,10,00.
ajaysoni1924
asked
in
Digital Logic
Apr 7, 2019
by
ajaysoni1924
565
views
digital-logic
morris-mano
digital-circuits
sequential-circuit
synchronous-asynchronous-circuits
0
votes
0
answers
21
Morris Mano Edition 3 Exercise 9 Question 1 (Page No. 392)
Explain the difference between synchronous and asynchronous sequential circuits. Define fundamental mode operation. Explain the difference between stable and unstable states. what is the difference between an internal state or a total state?
ajaysoni1924
asked
in
Digital Logic
Apr 7, 2019
by
ajaysoni1924
140
views
digital-logic
morris-mano
sequential-circuit
synchronous-asynchronous-circuits
descriptive
0
votes
0
answers
22
Morris Mano Edition 3 Exercise 7 Question 42 (Page No. 306)
It is necessary to formulate the hamming code for four data bits $D _3, D _5, D _6 and D _7$ together with three parity bits $P _1, P _2 and P _3$. evaluate the 7-bit composite code word for the data word 0010. Evaluate ... error detection in the code. Assume that error occurs in the bit $D _5 and P _2$. Show how the error is detected.
ajaysoni1924
asked
in
Digital Logic
Apr 6, 2019
by
ajaysoni1924
760
views
digital-logic
morris-mano
hamming-code
error-correction
error-detection
1
vote
0
answers
23
Morris Mano Edition 3 Exercise 7 Question 41 (Page No. 306)
How many parity check bits must be included with the data word to achieve single-bit error correction and double error correction when data words are as follows: 16 bits 32 bits 48 bits
ajaysoni1924
asked
in
Digital Logic
Apr 6, 2019
by
ajaysoni1924
1.9k
views
digital-logic
morris-mano
hamming-code
error-correction
1
vote
0
answers
24
Morris Mano Edition 3 Exercise 7 Question 40 (Page No. 306)
A 12-bit hamming code word 8-bits of data and 4 parity bits are read from the memory. What was the original 8-bit data word that was written into the memory if the 12-bits word read out are as follows: 000011101010 101110000110 101111110100
ajaysoni1924
asked
in
Digital Logic
Apr 6, 2019
by
ajaysoni1924
625
views
digital-logic
morris-mano
hamming-code
error-correction
0
votes
1
answer
25
Morris Mano Edition 3 Exercise 7 Question 39 (Page No. 305)
Given that 11-bit data word 11001001010, generate the 15-bit hamming code word.
ajaysoni1924
asked
in
Digital Logic
Apr 6, 2019
by
ajaysoni1924
789
views
digital-logic
morris-mano
hamming-code
1
vote
0
answers
26
Morris Mano Edition 3 Exercise 7 Question 38 (Page No. 305)
Given the 8-bit data word 01011011, generate the 13-bit composite word for the Hamming code that corrects the single bit error and detects double bit errors.
ajaysoni1924
asked
in
Digital Logic
Apr 6, 2019
by
ajaysoni1924
1.0k
views
digital-logic
morris-mano
hamming-code
error-correction
error-detection
0
votes
0
answers
27
Morris Mano Edition 3 Exercise 7 Question 37 (Page No. 305)
An integrated circuit ram chip has a capacity of 1024 words of 8 bits each ($1K \times 8$) How many addresses and the data lines are there in the chips? How many chips are needed to construct a $16K \times 16$ ram? How many ... $1 \times 8$ chips? What are the input to the decoder and where are its output connected?
ajaysoni1924
asked
in
Digital Logic
Apr 6, 2019
by
ajaysoni1924
232
views
digital-logic
morris-mano
sequential-circuit
memory-unit
ram
0
votes
0
answers
28
Morris Mano Edition 3 Exercise 7 Question 36 (Page No. 305)
A computer uses RAM chips of $1024 \times 1$ capacity. how many chips are needed and how should there address line should be connected to provide a memory capacity of 1024 bytes. how many chips are needed to provide a memory capacity of 16K bytes? Explain in the words how chips are connected.
ajaysoni1924
asked
in
Digital Logic
Apr 6, 2019
by
ajaysoni1924
198
views
digital-logic
morris-mano
sequential-circuit
memory-unit
ram
descriptive
0
votes
0
answers
29
Morris Mano Edition 3 Exercise 7 Question 35 (Page No. 305)
How many $128 \times 8$ RAM chips are needed to provide a memory capacity of 2048 bytes? How many lines of the address must be used to access 2048 bytes? How many of these lines are connected to the address inputs of all the chips? How many lines must be decoded for the chip select inputs?Specify the size of the decoder?
ajaysoni1924
asked
in
Digital Logic
Apr 6, 2019
by
ajaysoni1924
479
views
digital-logic
morris-mano
sequential-circuit
memory-unit
ram
0
votes
0
answers
30
Morris Mano Edition 3 Exercise 7 Question 34 (Page No. 305)
Word number 535 in the memory shown in the figure contains the binary equivalent of 2209. List the 10 bit address and 16-bit memory content of the word.
ajaysoni1924
asked
in
Digital Logic
Apr 6, 2019
by
ajaysoni1924
203
views
digital-logic
morris-mano
sequential-circuit
synchronous-asynchronous-circuits
Page:
1
2
3
4
5
6
...
8
next »
Subscribe to GATE CSE 2023 Test Series
Subscribe to GO Classes for GATE CSE 2023
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
ISRO RECRUITMENT FOR SCIENTIST B THROUGH GATE
POWER GRID CORPORATION OF INDIA LIMITED
INSTITUTE OF BANKING PERSONNEL SELECTION
GATE Overflow books for TIFR, ISRO, UGCNET and NIELIT
RECRUITMENT IN OIL AND GAS CORPORATION LIMITED
Subjects
All categories
General Aptitude
(2.4k)
Engineering Mathematics
(9.1k)
Digital Logic
(3.2k)
Programming and DS
(5.8k)
Algorithms
(4.5k)
Theory of Computation
(6.6k)
Compiler Design
(2.3k)
Operating System
(4.9k)
Databases
(4.5k)
CO and Architecture
(3.7k)
Computer Networks
(4.5k)
Non GATE
(1.3k)
Others
(2.4k)
Admissions
(647)
Exam Queries
(841)
Tier 1 Placement Questions
(17)
Job Queries
(74)
Projects
(9)
Unknown Category
(855)
Recent questions tagged morris-mano
Recent Blog Comments
@abir_banerjee Thanks Abir. I'm third year...
@nolan_keats Currently I am in third year...
@abir_banerjee thank you Abir.Supposing you...
@nolan_keats just a suggestion as I also...
@abir_banerjee Hope I can do this in span of one...