search
Log In

Recent questions tagged operand-forwarding

1 vote
2 answers
1
How many cycle required when pipelining and operand loading is used? R1<-R2+R3 R4<-R1+M[100] Value at M[100]=7 There are 5 phases: F->TO FETCH D->TO DECODE AND OPERAND READ E->EXECUTE M->MEMORY ACCESS W->WRITE BACK Each phase takes 1Cycle .
asked Feb 18, 2019 in CO and Architecture DIYA BASU 147 views
0 votes
1 answer
2
0 votes
1 answer
3
here why to take stall at the highlighted cell as its OPERAND FORWARDING and unless mentioned its EX-EX and its being followed without stall also, please clarify how to understand where Operand Forwarding is to be applied in such generalized cases., Thanks in advance :)
asked Dec 25, 2018 in CO and Architecture Markzuck 326 views
1 vote
0 answers
4
doubt in this gate question- https://gateoverflow.in/753/gate2001-12?show=279851#c279851 In instruction I3 how is it getting the value of r2 which is computed in I1 instruction?? Can memory access stage read the value of updated register values of write back stage?? please resolve my doubt.
asked Dec 18, 2018 in CO and Architecture sushmita 113 views
0 votes
0 answers
5
1 vote
0 answers
6
The following sequence of instructions is executed in basic 5 stage pipeline ( F D E M W). Assume data dependency is resolved by Operand Forwarding. Load instruction output present at 4th stage and ALU instruction output is at third stage. Assume each stage takes one cycle. How many instructions must be inserted to achieve CPI = 1 by using Operand Forwarding ? A. 3 B. 4 C. 5 D. 6
asked Oct 13, 2018 in CO and Architecture Na462 266 views
0 votes
0 answers
7
I dont understand here:- Load R2,(R3) 1. Fetch 2. Decode: Rz <--- Address of R3 given in instruction 3. Compute : NOP 4. Memory Memory address <---[RZ] , read memory, Ry <---MemData 5. R2 <--- [Ry] If i wrote above right then R2 is available at Cycle 5 but there is extra stall at cycle 6 for Instruction j+1 why ??
asked Sep 3, 2018 in CO and Architecture Na462 274 views
3 votes
0 answers
8
Is there any difference in calculating data hazards and dependencies? Doubt 1:I've read that in data dependencies calculation we chose adjacent instructions only? IS THIS TRUE. Doubt 2:Calculation of RAW,WAR,WAW hazards include all instructions as a whole not only adjacent.IS THIS TRUE There are many sources which are confusing Please Explain how to calculate dependencies and hazards.
asked Jan 13, 2018 in CO and Architecture Deepak Mokili 185 views
1 vote
1 answer
9
In pipelining questions we have "If operand forwarding is there " and "If operand forwarding is not there " Please explain this difference and how to draw the chart for both the cases .
asked Dec 10, 2017 in CO and Architecture Parshu gate 123 views
1 vote
1 answer
10
2 votes
1 answer
11
Consider two instruction sequences: a. SW R16,-100(R6) LW R4, 8(R16) ADD R5,R4,R4 b. OR R1,R2,R3 OR R2,R1,R3 OR R1,R1,R2 Add NOP instructions to this code to eliminate hazards if there is ALU-ALU forwarding only (no forwarding from the MEM to the EX stage).
asked Jun 26, 2017 in CO and Architecture GateAspirant999 711 views
1 vote
1 answer
12
The following sequence of instruction is executed in a basic 5 stage pipelined processor (S1, S2, S3, S4, S5). Assume that data dependency present in the program is resolved by operand forwarding techniques. Load instruction output present in 4th stage ALU instruction output is ... What is the number of instructions must be inserted to achieve CPI = 1 by using operand forwarding.
asked Feb 4, 2017 in CO and Architecture srestha 400 views
0 votes
2 answers
13
A $5-$ stage pipelined processor has IF,ID,EX,MEM and WB . WB stage operation is divided into two parts. In the first part register write operation and in second part register read operation is performed. The latency of those stages are $300,400,500,500,300$ (in nano seconds) respectively.Consider ... $I_{4}$ SUB $R_{1},R_{7},R_{4}$ $R_{1} <- R_{7} - R_{4}$ The program execution time__________ns?
asked Jan 29, 2017 in CO and Architecture monty 218 views
1 vote
1 answer
14
A 5 stage pipelined processor has instruction fetch (IF), operand fetch (OF). Instruction decode (ID), perform operation (PO) and Write operand (WO) stages. The IF, ID, OF and WO stages takes 1 clock cycle each for any instruction. The PO stage takes 1 ... The number of clock cycles needed to execute the following sequence of instruction where operand forwarding from WO to PO and PO to OF is used
asked Jan 25, 2017 in CO and Architecture Pankaj Joshi 797 views
13 votes
1 answer
15
A $5$ stage pipelined processor has the following stages: $IF$ : instruction fetch $ID$ : instruction decode $EX$ : execute $MA$ : memory access $WB$ : write back $\large\color{red}{IF \rightarrow ID\rightarrow EX\rightarrow MA\rightarrow WB}$ Each stage needs ... No. of cycles needed to execute these instructions using operand forwarding?
asked Jan 8, 2017 in CO and Architecture dd 6.6k views
1 vote
1 answer
16
Consider the following sequence of instructions executed on the five-stage pipelined processor: I1: lw $1, 40($6) I2: add $2, $3, $1 I3: add $1, $2, $6 I4: sw $2, 20($4) I5 : and $1, $1, $4 Assuming there is no forwarding, calculate the number of clock cycles needed to execute above program ?
asked Nov 2, 2016 in CO and Architecture Akriti sood 283 views
0 votes
1 answer
17
they have not given the number of cycles taken by ADD/LOAD..i have taken as 1..correct if i am wrong The following sequence of instruction is executed in a basic 5 stage pipelined processor (S1, S2, S3, S4, S5). Assume that data dependency present in ... output is available in 3rd stage. Assume each stage take 1 cycle. What is the number of cycles are saved by using operand forwarding.
asked Jan 28, 2016 in CO and Architecture sourav. 269 views
2 votes
1 answer
19
The following sequence of instruction is executed in a basic 5 stage pipelined processor (S1, S2, S3, S4, S5). Assume that data dependency present in the program is resolved by operand forwarding techniques. Load instruction output present in 4th stage ALU instruction output ... stage take 1 cycle. What is the number of instructions must be inserted to achieve CPI = 1 by using operand forwarding.
asked Jan 19, 2016 in CO and Architecture khushtak 333 views
To see more, click for the full list of questions or popular tags.
...