Login
Register
Dark Mode
Brightness
Profile
Edit Profile
Messages
My favorites
My Updates
Logout
Recent questions tagged ripple-counter-operation
0
votes
0
answers
1
madeeasy ots digital logic
In the 2nd cycle as it is ripple counter Q0 will change and it will 0 so for that reason Q1 will not get clock and it will be in previous state that is 1. So output should be 01. Right??
In the 2nd cycle as it is ripple counter Q0 will change and it will 0 so for that reason Q1 will not get clock and it will be in previous state that is 1. So output shoul...
Sajal Mallick
216
views
Sajal Mallick
asked
Nov 19, 2023
Digital Logic
digital-logic
made-easy-test-series
digital-circuits
sequential-circuit
ripple-counter-operation
+
–
0
votes
0
answers
2
Made Easy Test Series Question
The output frequency of a decade counter that is clocked from a 50 kHz signal is _________ kHz.
The output frequency of a decade counter that is clocked from a 50 kHz signal is _________ kHz.
prnv28
1.3k
views
prnv28
asked
Dec 31, 2021
Digital Logic
digital-counter
ripple-counter-operation
digital-logic
+
–
0
votes
0
answers
3
Morris Mano Edition 3 Exercise 7 Question 19 (Page No. 304)
Design a 4-bit ripple counter with D flip-flops.
Design a 4-bit ripple counter with D flip-flops.
ajaysoni1924
215
views
ajaysoni1924
asked
Apr 6, 2019
Digital Logic
digital-logic
morris-mano
sequential-circuit
digital-counter
ripple-counter-operation
+
–
1
votes
0
answers
4
Morris Mano Edition 3 Exercise 7 Question 15 (Page No. 304)
Construct a BCD ripple counter using a 4-bit binary ripple counter that can be cleared asynchronously and an external NAND gate.
Construct a BCD ripple counter using a 4-bit binary ripple counter that can be cleared asynchronously and an external NAND gate.
ajaysoni1924
350
views
ajaysoni1924
asked
Apr 6, 2019
Digital Logic
digital-logic
morris-mano
sequential-circuit
digital-counter
ripple-counter-operation
+
–
0
votes
0
answers
5
Morris Mano Edition 3 Exercise 7 Question 14 (Page No. 304)
Draw the logic diagram of a 4-bit binary ripple down counter using the following. Flip-flops that trigger on the positive edge transition of the clock. Flip-flop that trigger on the negative edge transition of the clock.
Draw the logic diagram of a 4-bit binary ripple down counter using the following.Flip-flops that trigger on the positive edge transition of the clock.Flip-flop that trigg...
ajaysoni1924
248
views
ajaysoni1924
asked
Apr 6, 2019
Digital Logic
digital-logic
morris-mano
sequential-circuit
digital-counter
ripple-counter-operation
+
–
2
votes
0
answers
6
Digital Logic made easy
Consider the circuit given below: MSB and LSB of mod 10 ripple counter act as clock to ripple down and up counter respectively. Initially all the counters were cleared and output of comparator was A=B. The clock pulse is applied. Find the minimum no of clock pulses required to make A=B again.
Consider the circuit given below:MSB and LSB of mod 10 ripple counter act as clock to ripple down and up counter respectively. Initially all the counters were cleared and...
Sambhrant Maurya
2.6k
views
Sambhrant Maurya
asked
Jan 5, 2019
Digital Logic
digital-logic
ripple-counter-operation
sequential-circuit
flip-flop
+
–
5
votes
2
answers
7
GATE Overflow | Mock GATE | Test 1 | Question: 25
Consider the function: int fun(int n) { if (n==4) return n; else return 2*fun(n+1); } A MOD-16 ripple counter is holding the count $(1001)_2.$ What will be the count after "$(\text{fun}(2)+15)_{10}$" clock pulses? $(1000)_2$ $(1010)_2$ $(1011)_2$ $(1101)_2$
Consider the function:int fun(int n) { if (n==4) return n; else return 2*fun(n+1); }A MOD-16 ripple counter is holding the count $(1001)_2.$ What will be the count after ...
Ruturaj Mohanty
1.4k
views
Ruturaj Mohanty
asked
Dec 27, 2018
Digital Logic
go-mockgate-1
digital-logic
ripple-counter-operation
data-structures
recursion
+
–
0
votes
0
answers
8
digital logic
A ripple counter is made with three positive edge triggered flip-flops. If the output of previous lower significant bit flipflop is used as a triggering clock pulse of the next higher significant bit flip-flop, then the resultant counter is a A MOD 3 up counter ... D MOD 8 down counter since all are positive edge triggered flip flops ,so shouldn't the answer be mod 8 up counter??
A ripple counter is made with three positive edge triggered flip-flops. If the output of previous lower significant bit flipflop is used as a triggering clock pulse of th...
Gate Fever
1.1k
views
Gate Fever
asked
Oct 2, 2018
Digital Logic
ripple-counter-operation
+
–
1
votes
4
answers
9
UGC NET CSE | July 2018 | Part 2 | Question: 94
What does the following logic diagram represent? Synchronous Counter Ripple Counter Combinational Circuit Mod 2 Counter
What does the following logic diagram represent?Synchronous CounterRipple CounterCombinational CircuitMod 2 Counter
Pooja Khatri
2.7k
views
Pooja Khatri
asked
Jul 13, 2018
Digital Logic
ugcnetcse-july2018-paper2
digital-logic
ripple-counter-operation
+
–
3
votes
0
answers
10
MultiSubject (CO, DIgital, DS)
A 4-bit modulo-16 ripple counter uses JK flip-flops. If the propagation delay of each FF is 100 ns, the maximum clock frequency that can be used is equal to: Ans 2.5MHz. I think it should be $\frac{1}{16*10^{-7}} = 0.625MHz$ ... minimum number of comparisons that will be needed in the worst case by the optimal algorithm for doing this is Ans = 840 I am getting 860.
A 4-bit modulo-16 ripple counter uses JK flip-flops. If the propagation delay of each FF is 100 ns,the maximum clock frequency that can be used is equal to:Ans 2.5MHz.I t...
Shubhanshu
1.7k
views
Shubhanshu
asked
Jan 25, 2018
Programming in C
data-structures
co-and-architecture
binary-tree
digital-logic
ripple-counter-operation
merge-sort
+
–
2
votes
1
answer
11
made easy test series
rohit vishkarma
276
views
rohit vishkarma
asked
Jan 5, 2018
Digital Logic
ripple-counter-operation
+
–
0
votes
0
answers
12
Made_Easy_test
Pr0,Pr1,Pr2????
Pr0,Pr1,Pr2????
hs_yadav
887
views
hs_yadav
asked
Nov 30, 2017
Digital Logic
ripple-counter-operation
+
–
2
votes
1
answer
13
digital logic 3
in a 6 bit ripple counter, the MOD of UP couting is 14 , the MOD of down counting is........?
in a 6 bit ripple counter, the MOD of UP couting is 14 , the MOD of down counting is........?
hem chandra joshi
576
views
hem chandra joshi
asked
Sep 23, 2017
Digital Logic
digital-logic
ripple-counter-operation
ace-test-series
+
–
5
votes
1
answer
14
MadeEasy CBT 2017: Digital Logic - Digital Counter
Identify the mod value of the given riple counter 5 6 7 8
Identify the mod value of the given riple counter5678
pC
2.8k
views
pC
asked
Jan 22, 2017
Digital Logic
made-easy-test-series
cbt-2017
digital-logic
ripple-counter-operation
+
–
2
votes
3
answers
15
Test by Bikram | Mock GATE | Test 1 | Question: 37
A pulse train with a frequency of $1$ $MHz$ is counted using a modulo $1024$ ripple counter built with $J-K$ flip flops. For proper operation of the counter, the maximum permissible propagation delay per flip flop stage is: $10 \: nsec$ $100 \: nsec$ $1000 \: nsec$ $100 \: microsec$
A pulse train with a frequency of $1$ $MHz$ is counted using a modulo $1024$ ripple counter built with $J-K$ flip flops. For proper operation of the counter, the maximum ...
Bikram
1.0k
views
Bikram
asked
Jan 16, 2017
GATE
tbb-mockgate-1
ripple-counter-operation
digital-counter
digital-logic
+
–
5
votes
1
answer
16
Digital
An eight stage ripple counter uses a flip-flop with propagation delay of 75 nanoseconds. The pulse width of the strobe is 50 ns. The frequency of the input signal which can be used for proper operation of the counter is approximately ______________
An eight stage ripple counter uses a flip-flop with propagation delay of 75 nanoseconds. The pulse width of the strobe is 50 ns. The frequency of the input signal which c...
srestha
4.8k
views
srestha
asked
Nov 4, 2016
Digital Logic
digital-logic
ripple-counter-operation
+
–
1
votes
0
answers
17
UGC NET CSE | August 2016 | Part 3 | Question: 1
A ripple counter is a $(n)$ : Synchronous Counter Asynchronous counter Parallel counter None of the above
A ripple counter is a $(n)$ :Synchronous CounterAsynchronous counterParallel counterNone of the above
makhdoom ghaya
801
views
makhdoom ghaya
asked
Sep 30, 2016
Digital Logic
ugcnetcse-aug2016-paper3
digital-logic
ripple-counter-operation
+
–
1
votes
1
answer
18
UGC NET CSE | September 2013 | Part 3 | Question: 36
A binary ripple counter is required to count up to 16383. How many flip-flops are required? 16382 8191 512 14
A binary ripple counter is required to count up to 16383. How many flip-flops are required?16382819151214
go_editor
4.9k
views
go_editor
asked
Jul 24, 2016
Digital Logic
ugcnetcse-sep2013-paper3
digital-logic
ripple-counter-operation
+
–
To see more, click for the
full list of questions
or
popular tags
.
Email or Username
Show
Hide
Password
I forgot my password
Remember
Log in
Register
