Login
Register
Dark Mode
Brightness
Profile
Edit Profile
Messages
My favorites
My Updates
Logout
Recent questions tagged stall
18
votes
5
answers
1
GATE CSE 2022 | Question: 51
A processor $\text{X}_{1}$ operating at $2 \; \text{GHz}$ has a standard $5-$stage $\text{RISC}$ instruction pipeline having a base $\text{CPI (cycles per instruction)}$ of one without any pipeline hazards. For a given program $\text{P}$ ... $\text{X}_{2}$ over $\text{X}_{1}$ in executing $\text{P}$ is _______________.
A processor $\text{X}_{1}$ operating at $2 \; \text{GHz}$ has a standard $5-$stage $\text{RISC}$ instruction pipeline having a base $\text{CPI (cycles per instruction)}$ ...
Arjun
9.9k
views
Arjun
asked
Feb 15, 2022
CO and Architecture
gatecse-2022
numerical-answers
co-and-architecture
pipelining
stall
2-marks
+
–
4
votes
0
answers
2
#pipeline #self doubt
Consider a 5—stage pipeline processor used to execute 200 number of instructions and among those 100 instructions cause 3 stall cycles each. What is the total cycles required for these operation if CPI is not equal to one.
Consider a 5—stage pipeline processor used to execute 200 number of instructions and among those 100 instructions cause 3 stall cycles each. What is the total cycles re...
jayadev
386
views
jayadev
asked
Feb 3, 2022
CO and Architecture
co-and-architecture
pipelining
stall
+
–
0
votes
0
answers
3
PIPELINING.
How to find number of stall cycles and branch penalty & CPI in a branched instruction pipelining?
How to find number of stall cycles and branch penalty & CPI in a branched instruction pipelining?
Ritabrata Dey
390
views
Ritabrata Dey
asked
May 21, 2019
CO and Architecture
co-and-architecture
pipelining
stall
+
–
0
votes
0
answers
4
#Pipeliningdoubt
What is the concept of branch penalty , stall cycle and branch instructions and what are the formulas to get those ?? Someone please guide me..i am really facing much difficulty in these concepts while solving prev yr gate questions.
What is the concept of branch penalty , stall cycle and branch instructions and what are the formulas to get those ?? Someone please guide me..i am really facing much dif...
Ritabrata Dey
223
views
Ritabrata Dey
asked
Apr 16, 2019
CO and Architecture
co-and-architecture
branch-penalty
stall
+
–
0
votes
1
answer
5
How many stall cycles are caused due to each incorrect branch prediction?
The title says it all: How many stall cycles are caused due to each incorrect branch prediction? Additional details you might need: Branch is executed in execution stage of pipeline (but will love to know what happens when branch is executed in decode stage too)
The title says it all: How many stall cycles are caused due to each incorrect branch prediction?Additional details you might need:Branch is executed in execution stage of...
Raj Singh 1
752
views
Raj Singh 1
asked
Jan 9, 2019
CO and Architecture
co-and-architecture
pipelining
stall
branch-conditional-instructions
+
–
2
votes
1
answer
6
Average memory stall
Consider a CPU contains 2000 instructions, there are 80 misses in L1 cache and 40 misses in the L2 cache. Assume miss penalty from the L2 cache to memory is 200 clock cycles, the hit time of L2 cache is 30 clock cycles, the hit ... .8 memory references per instruction, then average stall per instruction is ________. Can you please suggest the method to attempt such questions.
Consider a CPU contains 2000 instructions, there are 80 misses in L1 cache and 40 misses in the L2 cache. Assume miss penalty from the L2 cache to memory is 200 clock cy...
Shamim Ahmed
1.2k
views
Shamim Ahmed
asked
Dec 22, 2018
CO and Architecture
co-and-architecture
cache-memory
stall
+
–
0
votes
2
answers
7
ME Test Series
Consider a CPU containing 2000 instructions, there are 80 misses In the $L_1$ cache and 40 misses In the $L_2$ cache. Assume the miss penalty from the $L_2$ cache to memory is 200 clock cycles, the hit time of $L_2$ cache Is 30 clock cycles, ... time of $L_1$ cache Is 5 clock cycles and these are 1.8 memory references per instruction, then average stall per instruction Is _________.
Consider a CPU containing 2000 instructions, there are 80 misses In the $L_1$ cache and 40 misses In the $L_2$ cache. Assume the miss penalty from the $L_2$ cache to memo...
Shadan Karim
576
views
Shadan Karim
asked
Nov 23, 2018
CO and Architecture
co-and-architecture
cache-memory
stall
numerical-answers
made-easy-test-series
+
–
0
votes
0
answers
8
pipeline
consider a5 stage pipeline processor, 20% load instructions, 25% branches, 20% stores, 20% of all instructions are data dependent on instructions in front of them and branches are taken 75%of time. what would be the expected cpi?
consider a5 stage pipeline processor, 20% load instructions, 25% branches, 20% stores, 20% of all instructions are data dependent on instructions in front of them and bra...
rishabhdevsingh1
690
views
rishabhdevsingh1
asked
Nov 10, 2018
CO and Architecture
co-and-architecture
pipelining
stall
numerical-answers
+
–
0
votes
1
answer
9
Clock per instruction
What is the difference between Effective CPI and Average CPI ? A program is run on 40 MHZ with instruction mix and corresponding clock cycle count. Determine : * Effective CPI * Average CPI Instruction Clock Cycle Instruction Count Arithmetic 1 45000 Floating Point 2 32000 Data Transfer 2 15000 Control Transfer 2 8000
What is the difference between Effective CPI and Average CPI ?A program is run on 40 MHZ with instruction mix and corresponding clock cycle count.Determine : * Effecti...
Na462
1.4k
views
Na462
asked
Oct 12, 2018
CO and Architecture
co-and-architecture
stall
cycle
+
–
0
votes
1
answer
10
Branch prediction in pipelining part of syllabhs?
Is branch prediction in pipelining im Co and architecture part of gate syllabus?
Is branch prediction in pipelining im Co and architecture part of gate syllabus?
bts1jimin
715
views
bts1jimin
asked
Oct 3, 2018
CO and Architecture
co-and-architecture
branch-conditional-instructions
pipelining
stall
+
–
0
votes
0
answers
11
Testseries
Shiv Gaur
176
views
Shiv Gaur
asked
Sep 13, 2018
CO and Architecture
co-and-architecture
multilevel-cache
stall
test-series
+
–
0
votes
1
answer
12
Pipeline Doubt
Its a snapshot from hamacher. According to me there should be stall of 2 cycles why 3 ?? Because after Write stage the data will be available in register file so why extra stall in 6th clock cycle ?
Its a snapshot from hamacher.According to me there should be stall of 2 cycles why 3 ??Because after Write stage the data will be available in register file so why extra ...
Na462
856
views
Na462
asked
Sep 3, 2018
CO and Architecture
pipelining
co-and-architecture
stall
+
–
1
votes
1
answer
13
COA -INSTRUCTION PIPELINE
Consider a 4 stage pipeline:fetch-IF(2cycle), decode& read -ID(1 cycle) execute-Ex(4 cycle for multiply and 7 cycle for divide ,1 cycle for all other arithmatic operations ) and Write Back WB(1 cycle) . Assume that in a program A there ... divides,85% of othe types of instructions that take 1 cycle in execute stage . How many cycle does it take to execute program A?
Consider a 4 stage pipeline:fetch-IF(2cycle), decode& read -ID(1 cycle) execute-Ex(4 cycle for multiply and 7 cycle for divide ,1 cycle for all other arithmatic operation...
gourav94240
741
views
gourav94240
asked
Aug 28, 2018
CO and Architecture
co-and-architecture
pipelining
stall
+
–
0
votes
1
answer
14
Pipeline
A computer with a 5 stage pipeline deals with conditional branches by stalling for the next 3 cycle after hitting one. how much does stalling hurt the performance is 20% of all instructions are conditional branches.
A computer with a 5 stage pipeline deals with conditional branches by stalling for the next 3 cycle after hitting one. how much does stalling hurt the performance is 20% ...
Jaggi
953
views
Jaggi
asked
Jul 7, 2018
CO and Architecture
pipelining
branch-conditional-instructions
co-and-architecture
stall
+
–
0
votes
0
answers
15
Branch Stall
What does the Following line states:- Branch instruction aren't overlapped i.e. the instruction after the branch is not fetched till the branch instruction is executed. Say in below Question :- An instruction pipeline has Five Stages where each stage takes ... the branch target the instruction which was incorrectly fetched will be in stage 4. Hence total 4 Stalls isn't it?
What does the Following line states:- Branch instruction aren't overlapped i.e. the instruction after the branch is not fetched till the branch instruction is executed.Sa...
Na462
648
views
Na462
asked
Apr 28, 2018
CO and Architecture
co-and-architecture
stall
pipelining
+
–
3
votes
1
answer
16
Pipeline Stall
Whenever Question is given on pipeline with branching i am confused to calculate that how many stalls will be there in the pipeline according to the constraint depicted in the pipeline. How to solve Such Questions? Like in this Question https://gateoverflow.in/683/gate2000 ... And what is meant by this line "If there are N Cycles then N-1 Stalls will be there"? Please Help
Whenever Question is given on pipeline with branching i am confused to calculate that how many stalls will be there in the pipeline according to the constraint depicted i...
Na462
2.5k
views
Na462
asked
Apr 19, 2018
CO and Architecture
co-and-architecture
stall
pipelining
+
–
0
votes
1
answer
17
Pipeline
Meaning of stall per cycle. Explain briefly
Meaning of stall per cycle. Explain briefly
RAM CHANDRA SAHU
260
views
RAM CHANDRA SAHU
asked
Mar 17, 2018
CO and Architecture
stall
+
–
0
votes
1
answer
18
Pipeline Stall
I am very Confused in determining the number of stalls in a given execution. Please determine how to find out the number of stalls in the execution of the pipeline. Like In this example calculate the number of stalls:- I successfully calculated the total clock cycle but plz indicate number of ... place ? Instruction Fetch Decode Execute Write 1 1 2 2 1 2 2 3 3 2 3 3 1 1 1 4 1 1 1 1
I am very Confused in determining the number of stalls in a given execution. Please determine how to find out the number of stalls in the execution of the pipeline.Like I...
Na462
879
views
Na462
asked
Mar 16, 2018
CO and Architecture
co-and-architecture
stall
pipelining
+
–
0
votes
0
answers
19
Pipeline Stalls
I am very Confused to how to calculate Delay SLOTS in a given Pipeline. Can anybody explain the technique for finding the number of delay slots and Stalls in A pipelined processor. 2. Is delay slot and pipeline stall the same thing. Because delay slot is created using branch ... - --- I4 = F D E M W So 3 stalls right? what about Pipeline stalls?? Plz explain where i am wrong?
I am very Confused to how to calculate Delay SLOTS in a given Pipeline.Can anybody explain the technique for finding the number of delay slots and Stalls in A pipelined p...
Na462
484
views
Na462
asked
Mar 12, 2018
CO and Architecture
pipelining
stall
+
–
3
votes
2
answers
20
Average Number of stalls
Consider a CPU contains 2000 instructions, there are 80 misses in the L1 cache and 40 misses in the L2 cache. Assume miss penalty from the L2 cache to memory is 200 clock cycles, the hit time of L2 cache is 30 clock cycles, the hit time of L1 cache is 5 clock cycles and ... 0.95 * 0 {As there is no stalls when hit in L1 cache} + 0.05(30 + 0.5 * 200) 6.5 stalls/instruction.
Consider a CPU contains 2000 instructions, there are 80 misses in the L1 cache and 40 misses in the L2 cache. Assume miss penalty from the L2 cache to memory is 200 cloc...
Shubhanshu
1.4k
views
Shubhanshu
asked
Jan 7, 2018
CO and Architecture
co-and-architecture
cache-memory
stall
+
–
8
votes
4
answers
21
Avg stall cycles per instruction
Suppose that in $500$ memory references there are $50$ misses in the first level cache and $20$ misses in second level cache. Assume miss penalty from the $L_{2}$ cache to memory is $100$ cycles. The hit time of $L_{2}$ cache is $20$ ... $L_{1}$ cache is $10$ cycles. If there are $2.5$ memory references per instruction. How many average stall cycle per instruction?
Suppose that in $500$ memory references there are $50$ misses in the first level cache and $20$ misses in second level cache. Assume miss penalty from the $L_{2}$ cache t...
Parshu gate
4.6k
views
Parshu gate
asked
Dec 25, 2017
CO and Architecture
co-and-architecture
stall
cache-memory
cycle
+
–
0
votes
1
answer
22
COA:- Average stalls per instruction
What will be L1 miss rate? I think it is 80/3600 ,but then answer did not match. But if i take 80/2000,then it matches with the given answer
What will be L1 miss rate? I think it is 80/3600 ,but then answer did not match. But if i take 80/2000,then it matches with the given answer
rahul sharma 5
830
views
rahul sharma 5
asked
Nov 6, 2017
CO and Architecture
co-and-architecture
cache-memory
stall
+
–
1
votes
1
answer
23
Number of stall cycles in case of branch misprediction
Consider that branch outcomes are determined in the EX stage and the pipeline uses some prediction mechanism. If the misprediction happens, how many stall cycles gets introduced per mispredicted branch instruction?
Consider that branch outcomes are determined in the EX stage and the pipeline uses some prediction mechanism. If the misprediction happens, how many stall cycles gets int...
GateAspirant999
523
views
GateAspirant999
asked
Jul 9, 2017
CO and Architecture
co-and-architecture
pipelining
stall
+
–
5
votes
1
answer
24
COA pipeline doubt
I) In a 4 stage pipeline processor, if each stage takes 4 cycles then what is CPI in case of successfull pipeline??? II) In a 4 stage pipeline processor, if each stage takes 2,3,4,5 cycles respectively then what is CPI in case ... are branch imstructions and branch address is available in 3rd stage then what should be branch pelanty??(In both the implementations mentioned above)
I) In a 4 stage pipeline processor, if each stage takes 4 cycles then what is CPI in case of successfull pipeline???II) In a 4 stage pipeline processor, if each stage tak...
Rahul Jain25
923
views
Rahul Jain25
asked
Feb 5, 2017
CO and Architecture
co-and-architecture
pipelining
stall
branch-conditional-instructions
+
–
4
votes
2
answers
25
Pipeline
Assume that execution of 200 instructions on a 6 staged pipeline where the target address is available at 4th stage.Let X be the probability of an instruction not being branch. The value of X such that speedup is atleast 5 is?
Assume that execution of 200 instructions on a 6 staged pipeline where the target address is available at 4th stage.Let X be the probability of an instruction not being b...
Prajwal Bhat
2.0k
views
Prajwal Bhat
asked
Jan 22, 2017
CO and Architecture
co-and-architecture
pipelining
stall
+
–
5
votes
3
answers
26
CO Cache stall cycles
Suppose that in 500 memory references there are 50 misses in the first level cache and 20 misses in the second level cache.Assume miss penalty from the L2 cache to memory is 100 cycles.The hit time of L2 cache is 20 cycle.The hit time of the L1 cache is 10 cycles. If there are 2.5 memory references per instruction.How many average stall cycles per instructions are there?
Suppose that in 500 memory references there are 50 misses in the first level cache and 20 misses in the second level cache.Assume miss penalty from the L2 cache to memory...
Prajwal Bhat
3.9k
views
Prajwal Bhat
asked
Jan 7, 2017
CO and Architecture
co-and-architecture
stall
cycle
cache-memory
+
–
0
votes
1
answer
27
Number of stall cycles for given speed up
Anyone? I know my answer is wrong.
Anyone? I know my answer is wrong.
prasitamukherjee
448
views
prasitamukherjee
asked
Dec 12, 2016
CO and Architecture
stall
co-and-architecture
speedup
+
–
1
votes
1
answer
28
Coa+ Stalls+ Speed up
Rahul Jain25
767
views
Rahul Jain25
asked
Dec 11, 2016
CO and Architecture
co-and-architecture
cache-memory
stall
speedup
+
–
1
votes
1
answer
29
Stall Cycles-Without Forwarding
anyone elaborate the reason for each stall cycles.
anyone elaborate the reason for each stall cycles.
Shashank Chandekar
2.0k
views
Shashank Chandekar
asked
Oct 26, 2016
CO and Architecture
stall
cycle
+
–
2
votes
1
answer
30
stall
lw $R2,100($R5) sw $R2,200($R6)............ with out any bypass paths how many cycles does the sw instruction.. need to stall for? 5 stage pipeline
lw $R2,100($R5)sw $R2,200($R6)............ with out any bypass paths how many cycles does the sw instruction.. need to stall for? 5 stage pipeline
monty
562
views
monty
asked
Nov 24, 2015
CO and Architecture
pipelining
stall
+
–
Page:
1
2
next »
Email or Username
Show
Hide
Password
I forgot my password
Remember
Log in
Register