The Gateway to Computer Science Excellence
For all GATE CSE Questions
Toggle navigation
GATE Overflow
Facebook Login
or
Email or Username
Password
Remember
Login
Register

I forgot my password
Activity
Questions
Unanswered
Tags
Subjects
Users
Ask
Prev
Blogs
New Blog
Exams
First time here? Checkout the
FAQ
!
x
×
Close
Use the google search bar on side panel. It searches through all previous GATE/other questions. For hardcopy of previous year questions please see
here
Recent questions tagged synchronousasynchronouscircuits
0
votes
2
answers
1
Synchronous Counter Circuit
In the given synchronous Counter circuit, initially all Outputs are Reset. It is required to replace FF2 with AB Flip Flop. The FF2 inputs would be: A. A = Q1 and B = Q1' B. A = Q1' and B = Q1' C. A = Q1.Q0 and B = Q1.Q0 D. A = Qo' and B = Qo'
asked
Oct 10, 2018
in
Digital Logic
by
Na462
Loyal
(
8.1k
points)

49
views
digitallogic
synchronousasynchronouscircuits
digitalcounter
0
votes
0
answers
2
Synchronous Counter
asked
Oct 1, 2018
in
Digital Logic
by
Na462
Loyal
(
8.1k
points)

40
views
digitallogic
synchronousasynchronouscircuits
digitalcounter
+1
vote
1
answer
3
virtual gate
asked
Nov 13, 2017
in
Digital Logic
by
Manoja Rajalakshmi A
Boss
(
10.3k
points)

60
views
virtualgate
synchronousasynchronouscircuits
ripplecounter
+2
votes
1
answer
4
MadeEasy Test
For synchronous series counter of modulus 256, the propagation delay for each flip flop is 25 nsec and propagation delay of each two input AND gate is 5 nsec. What is the maximum frequency of MOD 256 counter ?(in MHz) a)18.18 b)19.18 c)20.19 d)17.18 I am not ... 30 nsec which makes Frequency = 1/(30 nsec) = 33.33 Mhz? please correct me where I am going wrong. Thanks for your help :)
asked
Oct 10, 2017
in
Digital Logic
by
Kamal Pratap
Active
(
1.8k
points)

126
views
madeeasytestseries
digitallogic
synchronousasynchronouscircuits
clockfrequency
0
votes
0
answers
5
doubt synchronous counter
what is the correct way to design synchronous counter ?for any arbitrary sequence like 7,3,1,2,5,4,6,7,3,1,2,4,5,6 I simply using state table diagram and by minimization it is easy to design circuit.Also to identify minimum number ... flop in synchronous counter I just calculating number of bits used in counter . pls tell correct approach to solve these type of problems
asked
Oct 2, 2017
in
Digital Logic
by
set2018
Loyal
(
8.5k
points)

64
views
digitallogic
synchronousasynchronouscircuits
selfdoubt
+1
vote
2
answers
6
gate 2014
which is faster, synchronous circuits or asynchronous circuits and why?
asked
Aug 29, 2017
in
Digital Logic
by
Sunil8860
(
141
points)

206
views
digitallogic
synchronousasynchronouscircuits
asynchronouscircuit
+1
vote
3
answers
7
made easy test series
If the Initial state $(Q_{2}\,Q_{1}\,Q_{0})$ of the counter is $101$,then the state $(Q_{2}\,Q_{1}\,Q_{0})$ after $4$ clock pulses is
asked
Jan 31, 2017
in
Digital Logic
by
naveen81
(
201
points)

148
views
madeeasytestseries
digitallogic
synchronousasynchronouscircuits
digitalcounter
+14
votes
2
answers
8
GATE199816
Design a synchronous counter to go through the following states: $1, 4, 2, 3, 1, 4, 2, 3, 1, 4 \dots $
asked
Sep 26, 2014
in
Digital Logic
by
Kathleen
Veteran
(
59.8k
points)

877
views
gate1998
digitallogic
normal
descriptive
synchronousasynchronouscircuits
+20
votes
4
answers
9
GATE200344
A $\text{1input}$, $\text{2output}$ synchronous sequential circuit behaves as follows: Let $z_k, n_k$ denote the number of $0'$s and $1's$ respectively in initial k bits of the input $(z_k+n_k=k)$. The circuit outputs $00$ until one of the following conditions ... is $01$. What is the minimum number of states required in the state transition graph of the above circuit? $5$ $6$ $7$ $8$
asked
Sep 17, 2014
in
Digital Logic
by
Kathleen
Veteran
(
59.8k
points)

3.1k
views
gate2003
digitallogic
synchronousasynchronouscircuits
normal
+18
votes
3
answers
10
GATE20012.12
Consider the circuit given below with initial state $Q_0=1, Q_1=Q_2=0$. The state of the circuit is given by the value $4Q_2+2Q_1+Q_0$ Which one of the following is correct state sequence of the circuit? $1, 3, 4, 6, 7, 5, 2$ $1, 2, 5, 3, 7, 6, 4$ $1, 2, 7, 3, 5, 6, 4$ $1, 6, 5, 7, 2, 3, 4$
asked
Sep 15, 2014
in
Digital Logic
by
Kathleen
Veteran
(
59.8k
points)

2.3k
views
gate2001
digitallogic
normal
synchronousasynchronouscircuits
+13
votes
2
answers
11
GATE199103ii
Choose the correct alternatives (more than one may be correct) and write the corresponding letters only: Advantage of synchronous sequential circuits over asynchronous ones is: faster operation ease of avoiding problems due to hazards lower hardware requirement better noise immunity none of the above
asked
Sep 12, 2014
in
Digital Logic
by
Kathleen
Veteran
(
59.8k
points)

3.4k
views
gate1991
digitallogic
normal
synchronousasynchronouscircuits
To see more, click for the
full list of questions
or
popular tags
.
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
PSU's
Decidability Slides
AAI JE IT results out! Adv no 02/2018
Graph Theory Slides for GATECSE
Generating Function Useful Link
Follow @csegate
Gatecse
Recent questions tagged synchronousasynchronouscircuits
Recent Blog Comments
love you sir and great work Subarna and...
18th jan was the last date
anyone from west bengal plss solve above query as...
in the home page of GO, the deadline for WBSEDCL...
47,111
questions
51,359
answers
177,882
comments
66,689
users