The Gateway to Computer Science Excellence
For all GATE CSE Questions
Toggle navigation
Facebook Login
or
Email or Username
Password
Remember
Login
Register

I forgot my password
Activity
Questions
Unanswered
Tags
Subjects
Users
Ask
Prev
Blogs
New Blog
Exams
First time here? Checkout the
FAQ
!
x
×
Close
Use the google search bar on side panel. It searches through all previous GATE/other questions. For hardcopy of previous year questions please see
here
Recent activity by Anup patel
User Anup patel
Wall
Recent activity
All questions
All answers
Exams Taken
All Blogs
User Anup patel
Wall
Recent activity
All questions
All answers
Exams Taken
All Blogs
1
answer
1
IISc M.Tech Admission
When will IISc announce its First Round of Direct Admissions Offers for CSE ?? IIT Bombay will declare its result for direct admission on 17th April and demands fee submission by 23rd April. By that time, Will IISc have declared the Direct Admission Offers ?? What to ... IISc but need to apply for Bombay also (Safe Side) My CS 2018 GATE Rank is 67 and Birth Category is OBCNC.
answer edited
Jul 17, 2018
in
IISc/IITs

1.2k
views
iisc
admission
2
answers
2
Operating systems
Is preemotion possible when the process is in its critical section in the binary semaphores?
answered
Jul 10, 2018
in
Operating System

39
views
synchronizing
mechanism
7
answers
3
GATE20184
Let $\oplus$ and $\odot$ denote the Exclusive OR and Exclusive NOR operations, respectively. Which one of the following is NOT CORRECT? $\overline{P \oplus Q} = P \odot Q$ $\overline{P} \oplus Q = P \odot Q$ $\overline{P} \oplus \overline{Q} = P \oplus Q$ $P \oplus \overline{P} \oplus Q = ( P \odot \overline{P} \odot \overline{Q})$
edited
Apr 10, 2018
in
Digital Logic

2k
views
gate2018
digitallogic
normal
booleanalgebra
4
answers
4
GATE201813
Match the following: ... $\text{PII, QI, RIV, SIII}$ $\text{PIV, QI, RII, SIII}$ $\text{PIV, QI, RIII, SII}$
commented
Feb 14, 2018
in
Computer Networks

2.2k
views
gate2018
computernetworks
networklayering
normal
9
answers
5
GATE2017255
Consider the following C program. #include<stdio.h> #include<string.h> int main() { char* c=”GATECSIT2017”; char* p=c; printf(“%d”, (int)strlen(c+2[p]6[p]1)); return 0; } The output of the program is _______
commented
Jan 27, 2018
in
Programming

8.3k
views
gate20172
programminginc
numericalanswers
1
answer
6
Identify class of the language
L={ xy  x,y$\epsilon$ (a+b)*, na(x) = nb(y) }
answer selected
Jan 24, 2018
in
Theory of Computation

105
views
theoryofcomputation
1
answer
7
theory of computation
The minimum number of states needed for DFA of langauge L is ________.
commented
Jan 23, 2018
in
Theory of Computation

195
views
1
answer
8
Throughput
Find throughput...
answer selected
Jan 11, 2018
in
Operating System

81
views
1
answer
9
Ace Test series: Graph Theory  Graph Connectivity
Please can anyone tell whether my answer is wrong or solution provided by them is correct??
answered
Jan 8, 2018
in
Graph Theory

105
views
acetestseries
graphtheory
graphconnectivity
1
answer
10
ace test series
What is RTT ?? How can i solve?? wht is the ans.?
answered
Jan 1, 2018
in
Computer Networks

42
views
1
answer
11
Linear Algebra: Matrix operations
Consider two statements: 1) Eigenvalue of M = Eigenvalue of M' {M' is the matrix gets after row operation} 2) Eigenvalue of M $\lambda$I = Eigenvalue of M $\lambda$I' {M $\lambda$I' is the matrix gets after row operation}
answered
Jan 1, 2018
in
Linear Algebra

125
views
engineeringmathematics
linearalgebra
eigenvalue
1
answer
12
which one to choose for full length tests? Tests from test series or previous year questions?
answered
Jan 1, 2018
in
Others

88
views
preparation
1
answer
13
doubt
(R*)^0 = λ right ?
answered
Jan 1, 2018
in
Theory of Computation

44
views
1
answer
14
Cycle
commented
Jan 1, 2018
in
Graph Theory

111
views
0
answers
15
Does Load and Store instruction Require ALU Operation ?
Does Load and Store instruction Require ALU Operation ?
asked
Jan 1, 2018
in
CO and Architecture

45
views
coandarchitecture
1
answer
16
Syllogism
$Problem\ 1\\(A)\ Sehwag\ is\ a\ good\ batsman.\\(B)\ Batsmen\ are\ physically\ powerful.\\ Conclusion\\I.\ All\ physically\ powerful\ are\ Batsmen.\\ II.\ Sehwag\ is\ physically\ powerful\\ which\ of\ the\ above\ follows?$ ...
answered
Dec 29, 2017
in
Verbal Ability

293
views
generalaptitude
verbalability
syllogism
1
answer
17
complexityofparser
Consider the following statements: S1 : for LL(1) parsing of n tokens ,time complexity in the best case is O(n) and worst case is O(n4) . S2 : for LR parsing of n tokens ,time complexity in the best case is O(n) and worst case is O(n3) . which of ... statements are true? a)Only S1 is correct. b)Only S2 is correct. c) Both S1 and S2 is correct. d)Neither S1 nor S2 is correct.
commented
Dec 28, 2017
in
Compiler Design

889
views
4
answers
18
GATE19901iva
A 32bit floatingpoint number is represented by a 7bit signed exponent, and a 24bit fractional mantissa. The base of the scale factor is 16, The range of the exponent is ___________
answer edited
Dec 27, 2017
in
Digital Logic

2.3k
views
gate1990
descriptive
digitallogic
numberrepresentation
floatingpointrepresentation
1
answer
19
We have 2 Schedule S1 and S2 ... There are no Conflict Operation in S1 and S2.
We have 2 Schedule S1 and S2 ... There are no Conflict Operation in S1 and S2. So can we say they are conflict equivalent ?
asked
Dec 27, 2017
in
Databases

149
views
databases
transactions
0
answers
20
Conflict equivalent
asked
Dec 26, 2017
in
Databases

133
views
databases
conflictserializable
concurrency
2
answers
21
Carry lookahead adder
can anyone tell me wat is the right equation for carry generator in carry lookahead adder ?? Confused .. $ C_{i} = G_{i}+P_{i}C_{i1}$ $ C_{i+1}=G_{}i+P_{}iC_{}i$
commented
Dec 19, 2017
in
Digital Logic

228
views
digitallogic
lookaheadadder
carrygenerator
2
answers
22
MCQmade_eassay
How many full adder are needed to construct mbit parallel adder ? A. m/2 B. m C. m1 D. m+1
answered
Dec 14, 2017
in
Digital Logic

638
views
full_adder
parallel_aader
0
answers
23
Find Min. Number of Temperory Variables ?
commented
Dec 8, 2017
in
Compiler Design

71
views
0
answers
24
Can we use synchronous counter to divide freq.
Can we use synchronous counter to divide frequency?
asked
Nov 25, 2017
in
Digital Logic

45
views
digitallogic
2
answers
25
what is the meaning of probe sequence in hashing ?
I am unable to understand the meaning of probe sequence in context of no of slots , I have seen questions like no of probe sequences possible in quadratic or linear probing is m while in double hashing it is m^2 , so what is the ... sequence , is it that once collision occurs , so now to which index will the key would be next mapped on to ?
answer selected
Nov 10, 2017
in
DS

1.8k
views
7
answers
26
GATE2015349
Suppose $c = \langle c[0], \dots, c[k1]\rangle$ is an array of length $k$, where all the entries are from the set $\{0, 1\}$. For any positive integers $a \text{ and } n$, consider the following pseudocode. DOSOMETHING (c, a, n) $z \leftarrow 1$ ... , then the output of DOSOMETHING(c, a, n) is _______.
commented
Nov 9, 2017
in
Algorithms

2.1k
views
gate20153
algorithms
identifyfunction
normal
numericalanswers
1
answer
27
MadeEasy Subject Test: CO & Architecture  Addressing Modes
asked
Nov 8, 2017
in
CO and Architecture

178
views
coandarchitecture
addressingmodes
madeeasytestseries
1
answer
28
Testbook Chapter for Cache Memory
answer selected
Nov 3, 2017
in
CO and Architecture

100
views
cachememory
2
answers
29
GATE201413
Let $G=(V,E)$ be a directed graph where $V$ is the set of vertices and $E$ the set of edges. Then which one of the following graphs has the same strongly connected components as $G$ ? $G_1$ = $(V,E_1)$ where $E_1 = \left\{(u,v) \mid (u,v) \notin E\right\}$ $G_2$ ... $\leq2$ from $u$ to $v$ in $E\}$ $G_4$ = $(V_4,E)$ where $V_4$ is the set of vertices in $G$ which are not isolated
commented
Oct 23, 2017
in
DS

4.1k
views
gate20141
datastructure
graphs
ambiguous
1
answer
30
SLR(1) or Not
Whether followingis SLR(1) or Not ? E>E+T/T T>TF/F F>F*/a/b Doubt : While making state you will get one state as I1(E'>E. & E>E.+T ) , is this shift reduce or not ? if not then while making parsing table for LR(0) what will you put in I1 state .... ( All Shift/Reduce Entry as Accept or not) ?
asked
Oct 23, 2017
in
Compiler Design

197
views
compilerdesign
parsing
1
answer
31
GATE20012.15 GATE19941.6
How many undirected graphs are possible with n vertices if graphs are not necessarily connected if they are necessarily connected
commented
Oct 22, 2017
in
Graph Theory

307
views
graphtheory
permutationandcombination
0
answers
32
File System  Unix Inode
asked
Oct 13, 2017
in
Operating System

237
views
operatingsystem
inode
unix
filesystem
1
answer
33
Programming
The following program #include<stdio.h> main ( ) { int abc ( ); abc ( ); (*abc) ( ); } int abc ( ) { printf (“come”);} (a) results in a compilation error (b) prints come come (c) results in a runtime error (d) prints come
commented
Oct 3, 2017
in
Programming

517
views
programminginc
2
answers
34
Programming
#include<stdio.h> #include<conio.h> #include<string.h> void main() { char *p="good"; char a[]="good"; printf("%d%d%d",sizeof(p),sizeof(*p),strlen(p)); printf("%d%d",sizeof(a),strlen(a)); getch(); } What will be output? Pls Explain
asked
Oct 1, 2017
in
Programming

118
views
programminginc
6
answers
35
GATE200956
Consider the following relational schema: $\text{Suppliers}(\underline{\text{sid:integer}},\text{ sname:string, city:string, street:string})$ $\text{Parts}(\underline{\text{pid:integer}}, \text{ pname:string, color:string})$ ... in $3NF$ but not in $\text{BCNF}$ The schema is in $2NF$ but not in $3NF$ The schema is not in $2NF$
commented
Sep 6, 2017
in
Databases

5.9k
views
gate2009
databases
sql
databasenormalization
normal
4
answers
36
GATE2008IT84
Host $X$ has IP address $192.168.1.97$ and is connected through two routers $R1$ and $R2$ to another host $Y$ with IP address $192.168.1.80$. Router $R1$ has IP addresses $192.168.1.135$ and $192.168.1.110$. $R2$ ... $255.255.255.224$. Given the information above, how many distinct subnets are guaranteed to already exist in the network? $1$ $2$ $3$ $6$
comment edited
Aug 29, 2017
in
Computer Networks

3.1k
views
gate2008it
computernetworks
subnetting
normal
2
answers
37
GATE19981.22
Give the correct matching for the following pairs: $\begin{array}{llll}\hline \text{(A)} & \text{$O (\log n)$} & \text{(P)} & \text{Selection sort} \\\hline \text{(B)} & \text{$O (n)$} & \text{(Q)}& \text{Insertion sort} \\\hline \text{(C)}& \text{$ ... $\text{AR BP CS DQ}$ $\text{AP BR CS DQ}$ $\text{AP BS CR DQ}$
commented
Aug 23, 2017
in
Algorithms

1.6k
views
gate1998
algorithms
sorting
easy
1
answer
38
War raw waw
(common data q30_31) A pipelined processor uses a 4 stages instruction pipeline with the following stages. Instructions fetch (IF) , instruction decode (ID), execute (EX) and write back (WB). The arithmetic operations as well as the load and store ... available in rhe resisters ro, r1, r2 and r4 respectively; before the execution of the instruction sequence. Add r5,r0,r1 r5
comment edited
Aug 10, 2017
in
CO and Architecture

504
views
coandarchitecture
pipelining
datahazards
3
answers
39
GATE20018
Consider a disk with the following specifications: 20 surfaces, 1000 tracks/surface, 16 sectors/track, data density 1 KB/sector, rotation speed 3000 rpm. The operating system initiates the transfer between the disk and the memory sectorwise. Once the head has been ... transfer? What is the maximum percentage of time the CPU is held up for this disk I/O for cyclestealing DMA transfer?
commented
Aug 6, 2017
in
Operating System

3.2k
views
gate2001
operatingsystem
disks
normal
descriptive
1
answer
40
Ethernet
Suppose that N ethernet stations, all trying to send at the same time, require N/2 slot times to sort out who transmits next. Assuming the average packet size is 5 slot times, express the utilization of ethernet as a function of N a. 5/(N+10) b. 10/(10+N) c 10/N d. 10/(5+N)
answer edited
Aug 3, 2017
in
Computer Networks

527
views
ethernet
computernetworks
50,309
questions
55,747
answers
192,248
comments
90,541
users