Login
Register
Dark Mode
Brightness
Profile
Edit Profile
Messages
My favorites
My Updates
Logout
Filter
Profile
Wall
Recent activity
All questions
All answers
Exams Taken
All Blogs
Recent activity by Debendra
3
answers
1
GATE CSE 2004 | Question: 65
Consider a small two-way set-associative cache memory, consisting of four blocks. For choosing the block to be replaced, use the least recently used (LRU) scheme. The number of cache misses for the following sequence of block addresses is: $8, 12, 0, 12, 8$. $2$ $3$ $4$ $5$
Consider a small two-way set-associative cache memory, consisting of four blocks. For choosing the block to be replaced, use the least recently used (LRU) scheme. The num...
15.3k
views
commented
Jul 1, 2016
CO and Architecture
gatecse-2004
co-and-architecture
cache-memory
normal
+
–
6
answers
2
GATE CSE 2008 | Question: 72
Consider a machine with a $2$-way set associative data cache of size $64$ Kbytes and block size $16$ bytes. The cache is managed using $32$ bit virtual addresses and the page size is $4$ Kbytes. A program to be run on this machine begins as follows: double ARR[1024][1024]; int i, j; ... $\text{ARR[0][4]}$ $\text{ARR[4][0]}$ $\text{ARR[0][5]}$ $\text{ARR[5][0]}$
Consider a machine with a $2$-way set associative data cache of size $64$ Kbytes and block size $16$ bytes. The cache is managed using $32$ bit virtual addresses and the ...
15.7k
views
commented
Jun 28, 2016
CO and Architecture
gatecse-2008
co-and-architecture
cache-memory
normal
+
–
2
answers
3
ISRO2015-54
In a class B subnet, we know the IP address of one host and the mask as given below: IP address $: 125.134.112.66$ Mask $: 255.255.224.0$ What is the first address(Network address)? $125.134.96.0$ $125.134.112.0$ $125.134.112.66$ $125.134.0.0$
In a class B subnet, we know the IP address of one host and the mask as given below:IP address $: 125.134.112.66$Mask $: 255.255.224.0$What is the first address(Network a...
5.6k
views
answered
Jun 27, 2016
Computer Networks
isro2015
computer-networks
subnetting
+
–
4
answers
4
ISRO2015-56
Which statement is false? PING is a TCP/IP application that sends datagrams once every second in the hope of an echo response from the machine being PINGED If the machine is connected and running a TCP/IP protocol stack, it should respond to the ... condition, an ICMP message is not returned PING display the time of the return response in milliseconds or one of several error message
Which statement is false?PING is a TCP/IP application that sends datagrams once every second in the hope of an echo response from the machine being PINGEDIf the machine i...
4.5k
views
answered
Jun 27, 2016
Computer Networks
isro2015
computer-networks
network-protocols
+
–
1
answer
5
ISRO2015-66
Consider an uncompressed stereo audio signal of CD quality which is sampled at 44.1 kHz and quantized using 16 bits. What is required storage space if a compression ratio of 0.5 is achieved for 10 seconds of this audio? 172 KB 430 KB 860 KB 1720 KB
Consider an uncompressed stereo audio signal of CD quality which is sampled at 44.1 kHz and quantized using 16 bits. What is required storage space if a compression ratio...
4.7k
views
commented
Jun 27, 2016
Multimedia
isro2015
multimedia
non-gate
audio-compression
+
–
5
answers
6
ISRO-2013-16
How much speed do we gain by using the cache, when cache is used $80$% of the time? Assume cache is faster than main memory. $5.27$ $2.00$ $4.16$ $6.09$
How much speed do we gain by using the cache, when cache is used $80$% of the time? Assume cache is faster than main memory.$5.27$$2.00$$4.16$$6.09$
10.3k
views
commented
Jun 19, 2016
CO and Architecture
isro2013
co-and-architecture
cache-memory
+
–
9
answers
7
GATE CSE 2016 Set 1 | Question: 07
The $16\text{-bit}\;2's$ complement representation of an integer is $1111 \quad 1111 \quad 1111 \quad 0101;$ its decimal representation is ____________
The $16\text{-bit}\;2's$ complement representation of an integer is $1111 \quad 1111 \quad 1111 \quad 0101;$ its decimal representation is ____________
12.3k
views
answered
Jun 18, 2016
Digital Logic
gatecse-2016-set1
digital-logic
number-representation
normal
numerical-answers
+
–
3
answers
8
GATE CSE 2016 Set 1 | Question: 47
Consider a computer system with $40$-bit virtual addressing and page size of sixteen kilobytes. If the computer system has a one-level page table per process and each page table entry requires $48$ bits, then the size of the per-process page table is __________ megabytes.
Consider a computer system with $40$-bit virtual addressing and page size of sixteen kilobytes. If the computer system has a one-level page table per process and each pag...
13.7k
views
answered
Jun 17, 2016
Operating System
gatecse-2016-set1
operating-system
virtual-memory
easy
numerical-answers
+
–
4
answers
9
ISRO2008-38
Relative to the program translated by a compiler, the same program when interpreted runs Faster Slower At the same speed May be faster or slower
Relative to the program translated by a compiler, the same program when interpreted runsFasterSlowerAt the same speedMay be faster or slower
3.9k
views
answered
Jun 14, 2016
Compiler Design
isro2008
compiler-design
intermediate-code
+
–
4
answers
10
ISRO2008-45
The TRAP is one of the interrupts available in $\textsf{INTEL 8085}.$ Which one of the following statements is true of TRAP ? it is level triggered it is negative edge triggered it is $\textsf{+ve}$ edge triggered it is both $\textsf{+ve}$ and $\textsf{-ve}$ edges triggered
The TRAP is one of the interrupts available in $\textsf{INTEL 8085}.$ Which one of the following statements is true of TRAP ?it is level triggeredit is negative edge trig...
4.0k
views
answered
Jun 14, 2016
CO and Architecture
isro2008
co-and-architecture
8085-microprocessor
non-gate
+
–
2
answers
11
GATE CSE 1996 | Question: 2.20, ISRO2008-15
Four jobs to be executed on a single processor system arrive at time $0$ in the order $A, B, C, D$. Their burst CPU time requirements are $4, 1, 8, 1$ time units respectively. The completion time of $A$ under round robin scheduling with time slice of one time unit is $10$ $4$ $8$ $9$
Four jobs to be executed on a single processor system arrive at time $0$ in the order $A, B, C, D$. Their burst CPU time requirements are $4, 1, 8, 1$ time units respecti...
10.6k
views
commented
Jun 14, 2016
Operating System
gate1996
operating-system
process-scheduling
normal
isro2008
+
–
2
answers
12
ISRO2008-20
If $(12x)_3 = (123)_x$, then the value of $x$ is $3$ $3$ or $4$ $2$ None of these
If $(12x)_3 = (123)_x$, then the value of $x$ is$3$$3$ or $4$$2$None of these
5.1k
views
commented
Jun 14, 2016
Digital Logic
isro2008
digital-logic
number-representation
+
–
1
answer
13
ISRO2008-26
The logic operations of two combinational circuits in Figure-I and Figure -II are entirely different identical complementary dual
The logic operations of two combinational circuits in Figure-I and Figure -II areentirely differentidenticalcomplementarydual
4.6k
views
commented
Jun 14, 2016
Digital Logic
isro2008
digital-logic
circuit-output
+
–
4
answers
14
ISRO2008-32
The network $198.78.41.0$ is a Class A network Class B network Class C network Class D network
The network $198.78.41.0$ is aClass A networkClass B networkClass C networkClass D network
6.8k
views
answered
Jun 14, 2016
Computer Networks
isro2008
computer-networks
ip-address
+
–
2
answers
15
ISRO2008-39
Consider the following Assembly language program MVIA 30 H ACI 30 H XRA A POP H After the execution of the above program, the contents of the accumulator will be $\textsf{30 H}$ $\textsf{60 H}$ $\textsf{00 H}$ contents of stack
Consider the following Assembly language programMVIA30 HACI30 HXRAAPOPHAfter the execution of the above program, the contents of the accumulator will be$\textsf{30 H}$$\t...
3.9k
views
answered
Jun 14, 2016
CO and Architecture
isro2008
8085-microprocessor
non-gate
+
–
2
answers
16
ISRO2007-36
Consider a computer system that stores a floating-point numbers with $16$-bit mantissa and an $8$-bit exponent, each in two's complement. The smallest and largest positive values which can be stored are : $1 \times 10^{-128} \text{ and } 2^{15} \times 10^{128}$ ... $1 \times 10^{-128} \text{ and } 2^{15}-1 \times 10^{127}$
Consider a computer system that stores a floating-point numbers with $16$-bit mantissa and an $8$-bit exponent, each in two’s complement. The smallest and largest posit...
9.8k
views
comment edited
Jun 14, 2016
Digital Logic
isro2007
digital-logic
number-representation
floating-point-representation
+
–
3
answers
17
ISRO2007-15
Consider the following pseudo-code x:=1; i:=1; while (x <= 1000) begin x:=2^x; i:=i+1; end; What is the value of i at the end of the pseudo-code? 4 5 6 7
Consider the following pseudo-codex:=1; i:=1; while (x <= 1000) begin x:=2^x; i:=i+1; end;What is the value of i at the end of the pseudo-code?4567
15.9k
views
comment edited
Jun 14, 2016
Programming in C
isro2007
loop-invariants
+
–
5
answers
18
ISRO2007-04
When two numbers are added in excess-$3$ code and the sum is less than $9$, then in order to get the correct answer it is necessary to subtract $0011$ from the sum add $0011$ to the sum subtract $0110$ from the sum add $0110$ to the sum
When two numbers are added in excess-$3$ code and the sum is less than $9$, then in order to get the correct answer it is necessary tosubtract $0011$ from the sumadd $001...
10.6k
views
answered
Jun 14, 2016
Digital Logic
isro2007
digital-logic
number-representation
+
–
3
answers
19
ISRO2007-12
Consider a job scheduling problem with 4 jobs $J_1, J_2, J_3$ and $J_4$ with corresponding deadlines: $(d_1, d_2, d_3, d_4) = (4, 2, 4, 2)$. Which of the following is not a feasible schedule without violating any job schedule? $J_2, J_4, J_1, J_3$ $J_4, J_1, J_2, J_3$ $J_4, J_2, J_1, J_3$ $J_4, J_2, J_3, J_1$
Consider a job scheduling problem with 4 jobs $J_1, J_2, J_3$ and $J_4$ with corresponding deadlines: $(d_1, d_2, d_3, d_4) = (4, 2, 4, 2)$. Which of the following is not...
13.2k
views
commented
Jun 14, 2016
Operating System
isro2007
operating-system
process-scheduling
+
–
8
answers
20
GATE CSE 2010 | Question: 49
A computer system has an $L1$ cache, an $L2$ cache, and a main memory unit connected as shown below. The block size in $L1$ cache is $4$ words. The block size in $L2$ cache is $16$ words. The memory access times are $2$ ... cache to $L1$ cache. What is the total time taken for these transfers? $222$ nanoseconds $888$ nanoseconds $902$ nanoseconds $968$ nanoseconds
A computer system has an $L1$ cache, an $L2$ cache, and a main memory unit connected as shown below. The block size in $L1$ cache is $4$ words. The block size in $L2$ cac...
26.4k
views
commented
Jun 11, 2016
CO and Architecture
gatecse-2010
co-and-architecture
cache-memory
normal
+
–
Email or Username
Show
Hide
Password
I forgot my password
Remember
Log in
Register