Login
Register
Dark Mode
Brightness
Profile
Edit Profile
Messages
My favorites
My Updates
Logout
Filter
Mks
Wall
Recent activity
All questions
All answers
Exams Taken
All Blogs
Recent activity by Mks
5
answers
1
ISRO2014-53
Consider the logic circuit given below. The inverter, AND and OR gates have delays of $6, 10$ and $11$ nanoseconds respectively. Assuming that wire delays are negligible, what is the duration of glitch for $\text{Q}$ before it becomes stable? $5$ $11$ $16$ $27$
Consider the logic circuit given below.The inverter, AND and OR gates have delays of $6, 10$ and $11$ nanoseconds respectively. Assuming that wire delays are negligible, ...
5.3k
views
commented
Jul 1, 2016
Digital Logic
isro2014
digital-logic
circuit-output
+
–
Email or Username
Show
Hide
Password
I forgot my password
Remember
Log in
Register