Login
Register
Dark Mode
Brightness
Profile
Edit Profile
Messages
My favorites
My Updates
Logout
Filter
Profile
Wall
Recent activity
All questions
All answers
Exams Taken
All Blogs
Questions by monty
1
votes
0
answers
1
TestBookSeries
446
views
asked
Nov 24, 2018
Set Theory & Algebra
engineering-mathematics
discrete-mathematics
set-theory&algebra
+
–
1
votes
2
answers
2
Testbook Test Series: Databases - Er Diagram
630
views
asked
Nov 19, 2018
Databases
testbook-test-series
databases
er-diagram
+
–
0
votes
0
answers
3
Testbook Test Series: Probability - Random Variable
524
views
asked
Nov 17, 2018
Probability
testbook-test-series
engineering-mathematics
probability
random-variable
+
–
0
votes
0
answers
4
Testbook Test Series: Operating System - Process Synchronization
408
views
asked
Oct 30, 2018
Operating System
testbook-test-series
operating-system
process-synchronization
+
–
0
votes
0
answers
5
TestBook Test Series: Computer Networks - Network Flow
548
views
asked
Oct 17, 2018
Computer Networks
computer-networks
testbook-test-series
network-flow
+
–
0
votes
1
answer
6
Testbook Test Series
298
views
asked
Oct 17, 2018
0
votes
1
answer
7
Circular Queue
708
views
asked
Jan 30, 2017
DS
data-structures
circular-queue
+
–
0
votes
1
answer
8
Binary Tree
314
views
asked
Jan 30, 2017
DS
data-structures
binary-search-tree
+
–
0
votes
2
answers
9
Pipeline (With split phase- With forwarding)
A $5-$ stage pipelined processor has IF,ID,EX,MEM and WB . WB stage operation is divided into two parts. In the first part register write operation and in second part register read operation is performed. The latency of those stages are $300,400,500,500,300$ ... SUB $R_{1},R_{7},R_{4}$ $R_{1} <- R_{7} - R_{4}$ The program execution time__________ns?
A $5-$ stage pipelined processor has IF,ID,EX,MEM and WB . WB stage operation is divided into two parts. In the first part register write operation and in second part reg...
1.4k
views
asked
Jan 29, 2017
CO and Architecture
co-and-architecture
operand-forwarding
+
–
1
votes
0
answers
10
MemoryManagment Os
791
views
asked
Jan 18, 2017
Operating System
operating-system
memory-management
+
–
0
votes
2
answers
11
Number of Tokens
$/* abc */Printf("what's \ up \ \%d",++ \&\&***a);$
$/* abc */Printf("what's \ up \ \%d",++ \&\& *a);$
544
views
asked
Jan 13, 2017
Compiler Design
compiler-design
compiler-tokenization
+
–
0
votes
1
answer
12
SemaPhore
956
views
asked
Jan 6, 2017
Operating System
operating-system
process-synchronization
semaphore
+
–
1
votes
6
answers
13
SSTF Disk Scheduling
My answer is 202 given 232
My answer is 202given 232
1.9k
views
asked
Jan 6, 2017
Operating System
operating-system
disk-scheduling
+
–
0
votes
1
answer
14
PipeLine
1.2k
views
asked
Jan 2, 2017
CO and Architecture
co-and-architecture
pipelining
+
–
0
votes
0
answers
15
PipeLine
305
views
asked
Jan 2, 2017
CO and Architecture
co-and-architecture
pipelining
+
–
5
votes
3
answers
16
interrupt handling
Assume that memory is byte addressable with word size of 32 bits. The program has been loaded in memory 300(decimal) Address onwards. If an interrupt is occurred during the execution of HALT which is stored at 328. What will be the return Address pushed on to the stack?
Assume that memory is byte addressable with word size of 32 bits. The program has been loaded in memory 300(decimal) Address onwards. If an interrupt is occurred during t...
605
views
asked
Dec 31, 2016
2
votes
1
answer
17
Minimum Register
506
views
asked
Dec 31, 2016
0
votes
1
answer
18
interrupt
502
views
asked
Dec 30, 2016
1
votes
0
answers
19
pipeLine
724
views
asked
Dec 30, 2016
CO and Architecture
co-and-architecture
pipelining
+
–
1
votes
1
answer
20
Pipeline
343
views
asked
Dec 30, 2016
CO and Architecture
co-and-architecture
pipelining
+
–
Page:
1
2
3
next »
Email or Username
Show
Hide
Password
I forgot my password
Remember
Log in
Register