Login
Register
Dark Mode
Brightness
Profile
Edit Profile
Messages
My favorites
My Updates
Logout
Filter
Profile
Wall
Recent activity
All questions
All answers
Exams Taken
All Blogs
Answers by resuscitate
4
votes
1
MadeEasy Test Series: CO & Architecture - Cache Memory
Suppose that in $250$ memory references, there are $30$ misses in first level cache and $10$ misses in second level cache. Assume that miss penalty from the L2 cache memory $50$ ... are $1.25$ memory references per instruction, then the average stall cycles per instruction is ________. answer given is $4$
Suppose that in $250$ memory references, there are $30$ misses in first level cache and $10$ misses in second level cache.Assume that miss penalty from the L2 cache memor...
547
views
answered
Jan 27, 2016
CO and Architecture
made-easy-test-series
co-and-architecture
cache-memory
multilevel-cache
+
–
2
votes
2
Virtual Gate Test Series: Discrete Mathematics - Graph Theory (Matching Number)
Find the matching number for the given graph-
Find the matching number for the given graph-
932
views
answered
Jan 27, 2016
Graph Theory
discrete-mathematics
graph-theory
graph-matching
virtual-gate-test-series
+
–
5
votes
3
MadeEasy Test Series: Theory Of Computation - Finite Automata
Let L = {(aP)*⎪P is a prime number} and Σ={a}. The minimum number of states in NFA that accepts the language L are ________. i don't think it is even a regular language. then how can NFA be generated?
Let L = {(aP)*⎪P is a prime number} and Σ={a}. The minimum number of states in NFA that accepts the language L are ________.i don't think it is even a regular language...
2.2k
views
answered
Jan 21, 2016
Theory of Computation
made-easy-test-series
theory-of-computation
finite-automata
+
–
2
votes
4
MadeEasy Test Series: Theory Of Computation - Regular Languages
Which of the following is a non-regular language? $L = \{wxwy \mid x,y,w \in (a+b)^+\}$ $L = \{xwyw \mid x,y,w \in (a+b)^+\}$ $L = \{wxyw \mid x,y,w \in (a+b)^+\}$ All of these
Which of the following is a non-regular language?$L = \{wxwy \mid x,y,w \in (a+b)^+\}$$L = \{xwyw \mid x,y,w \in (a+b)^+\}$$L = \{wxyw \mid x,y,w \in (a+b)^+\}$All of the...
3.3k
views
answered
Jan 21, 2016
Theory of Computation
made-easy-test-series
theory-of-computation
regular-language
+
–
0
votes
5
Ace Test Series: Computer Networks - Bit Stuffing
Why answer is not C?
Why answer is not C?
1.5k
views
answered
Jan 20, 2016
Computer Networks
ace-test-series
computer-networks
bit-stuffing
+
–
1
votes
6
IPv6
5.4k
views
answered
Jan 15, 2016
Computer Networks
ipv6
+
–
3
votes
7
tcp-max no of segments
Let a file of 16 GB has to be transferrred from host A to host B. Assume an MSS size of 2048B. Then what is maximum number of segments that can be transferred such that TCP sequence no don't get exhausted.Assume TCP sequence field 32 bits a)2^21 b)2^23 c)2^11 d)none
Let a file of 16 GB has to be transferrred from host A to host B. Assume an MSS size of 2048B. Then what is maximum number of segments that can be transferred such that ...
578
views
answered
Jan 13, 2016
5
votes
8
MadeEasy Test Series: Digital Logic - Carry Generator
The number of AND gates are present inside a 5-bit carry look ahead generator circuit are ______.
The number of AND gates are present inside a 5-bit carry look ahead generator circuit are ______.
1.2k
views
answered
Jan 13, 2016
Digital Logic
digital-logic
carry-generator
made-easy-test-series
+
–
0
votes
9
Computer Arch.
Given a 32 bit processor with 16 MB main memory, 32 KB 4 way set associative on chip cache and block size of 16 words, The number of tag bits in memory address format are : ? Here we will take the length of instruction as 32 bits or 24 ? Why ?
Given a 32 bit processor with 16 MB main memory, 32 KB 4 way set associative on chip cache and block size of 16 words, The number of tag bits in memory address format are...
559
views
answered
Jan 11, 2016
CO and Architecture
co-and-architecture
+
–
9
votes
10
Size of Comparator?
4.0k
views
answered
Jan 11, 2016
CO and Architecture
co-and-architecture
cache-memory
+
–
10
votes
11
Conservative 2 phase locking.
Is it Conservative 2 Phase locking (C2PL) ? T1 LOCK-X (A) LOCK-S (B) R(A) R(B) W(A) UNLOCK (A) COMMIT UNLOCK (B)
Is it Conservative 2 Phase locking (C2PL) ?T1LOCK-X (A)LOCK-S (B)R(A)R(B)W(A)UNLOCK (A)COMMITUNLOCK (B)
1.2k
views
answered
Jan 10, 2016
Databases
databases
transaction-and-concurrency
+
–
4
votes
12
Fork query what will be the effect of t3= -1 here?
726
views
answered
Jan 10, 2016
Operating System
fork-system-call
operating-system
+
–
4
votes
13
co
A computer has a cache, main memory and a hard disk used for virtual memory. If referenced word is in cache, 20 ns are required to access it. If it is in main memory but not in cache 60 ns are needed to load it into cache and then reference is ... memory hit ratio is 0.6. The average time in nano seconds required to access a referenced word on this system is ___________. Solution: 480026
A computer has a cache, main memory and a hard disk used for virtual memory. If referenced word is in cache, 20 ns are required to access it. If it is in main memory but ...
3.2k
views
answered
Jan 10, 2016
4
votes
14
Consider the following ER-Model
1.7k
views
answered
Jan 8, 2016
Databases
er-diagram
databases
+
–
2
votes
15
MadeEasy Test Series: Set Theory & Algebra - Relations
Given relation is reflexive or not. I think it is reflexive. and equivalence relation.
Given relation is reflexive or not.I think it is reflexive. and equivalence relation.
441
views
answered
Jan 7, 2016
Set Theory & Algebra
set-theory&algebra
relations
made-easy-test-series
+
–
1
votes
16
Virtual Gate Test Series: Algorithms - Hash Table(Linear Probing)
547
views
answered
Jan 7, 2016
Algorithms
algorithms
hashing
virtual-gate-test-series
+
–
3
votes
17
virtual gate 2016 pipeline
There are two processor M1 and M2. M1 uses four pipeline stages with the delay of respectively stage as 6 ns, 4 ns, 7 ns, 5 ns. M2 has got 7 pipeline stages with the delay of cache stage 4 ns. Then pick the correct option for executing 200 instructions on M1 and M2. (A) M2 is faster by 600 ns (B) M2 is faster by 595 ns (C) M2 is faster by 610 ns (D) M2 is faster by 513 ns
There are two processor M1 and M2. M1 uses four pipeline stages with the delay of respectively stage as 6 ns, 4 ns, 7 ns, 5 ns. M2 has got 7 pipeline stages with the dela...
390
views
answered
Jan 7, 2016
CO and Architecture
co-and-architecture
+
–
2
votes
18
MadeEasy Test Series: Combinatory - Permutation And Combinations
5 member commities are to be formed out of 10 people. The names are written in chits of paper and put into 6 boxes. Atleast _______ chits go into the same box.
5 member commities are to be formed out of 10 people. The names are written in chits of paper and put into 6 boxes. Atleast _______ chits go into the same box.
553
views
answered
Jan 7, 2016
Combinatory
combinatory
made-easy-test-series
+
–
0
votes
19
average memory access time
Caption
Caption
454
views
answered
Jan 6, 2016
6
votes
20
CO: Cache set Associative
A two way set associative cache has lines of 16 byte and a total cache size of 8 K bytes. The 256 M byte main memory is byte addressable. Which one of the following main memory block is mapped on to the set ‘0’ of the cache memory? A) (CFED09B)16 B) (FCED90C)16 C) (CFED00B)16 D) (FECD10C)16
A two way set associative cache has lines of 16 byte and a total cache size of 8 K bytes. The 256 M byte main memory is byte addressable. Which one of the following main ...
3.5k
views
answered
Jan 5, 2016
CO and Architecture
cache-memory
co-and-architecture
+
–
5
votes
21
Ethernet
if an ethernet station collide 4 time in trying to transmit a single frame how long might it be before the next attempt? a)768 microsec b)819.2 microsec c)409.6 microsec d)none
if an ethernet station collide 4 time in trying to transmit a single frame how long might it be before the next attempt?a)768 microsecb)819.2 microsecc)409.6 microsecd)no...
1.5k
views
answered
Jan 5, 2016
Computer Networks
ethernet
+
–
2
votes
22
Number of different possible orders for traversing to a particular node in a Binary Search Tree
When searching for the key value 50 in a binary search tree, node containing the key values 10, 30, 40, 70, 90, 120, 150, 175 are traversed, in any order. The number of different orders passing ... these keys values can occur on the search path from the root to node containing the value 50 are ________.
When searching for the key value 50 in a binary search tree, node containing the key values 10, 30, 40, 70, 90, 120, 150, 175 are traversed, in any order. The number of d...
687
views
answered
Jan 5, 2016
DS
combinatory
binary-tree
+
–
0
votes
23
Binary exponential backoff
if 50 stations are there and if each slot contain 25 microsec then what would be max waiting time for a station for safe transmission a)200 b)300 c)250 d)400
if 50 stations are there and if each slot contain 25 microsec then what would be max waiting time for a station for safe transmissiona)200 b)300 c)250 d)400
1.0k
views
answered
Jan 4, 2016
6
votes
24
Is this language DCFL
Hi , my question is : is this language D ( w x wR ) DCFL or Non deterministic CFL ?
Hi , my question is : is this language D ( w x wR ) DCFL or Non deterministic CFL ?
1.4k
views
answered
Jan 4, 2016
Theory of Computation
theory-of-computation
+
–
1
votes
25
Fragmentation
header size not given.
header size not given.
2.0k
views
answered
Jan 4, 2016
1
votes
26
TCP MSS
348
views
answered
Jan 4, 2016
1
votes
27
Slow start
my ans 65ms
my ans 65ms
589
views
answered
Jan 4, 2016
4
votes
28
Distance vector routing
1.8k
views
answered
Jan 4, 2016
Computer Networks
computer-networks
distance-vector-routing
+
–
1
votes
29
number of WAR dependencies
Consider the following instructions. $I_1:R_1=100$ $I_2:R_1=R_2+R_4$ $I_3:R_2=R_4+25$ $I_4:R_4=R_1+R_3$ $I_5:R_1=R_1+30$ Calculate sum of ($\text{WAR, RAW and WAW}$) dependencies the above instructions. $10$ $12$ $6$ $8$
Consider the following instructions.$I_1:R_1=100$$I_2:R_1=R_2+R_4$$I_3:R_2=R_4+25$$I_4:R_4=R_1+R_3$$I_5:R_1=R_1+30$Calculate sum of ($\text{WAR, RAW and WAW}$) dependenci...
6.7k
views
answered
Jan 3, 2016
CO and Architecture
co-and-architecture
data-dependency
+
–
3
votes
30
Sliding window
consider sliding window algorithm with Ws =9 and Wr=7 and no out of order arrivals .what is smallest value of Max sequence number? a) 7 b)15 c)8 d )16
consider sliding window algorithm with Ws =9 and Wr=7 and no out of order arrivals .what is smallest value of Max sequence number?a) 7 b)15 c)8 d )16
792
views
answered
Jan 3, 2016
Computer Networks
sliding-window
+
–
Page:
1
2
3
next »
Email or Username
Show
Hide
Password
I forgot my password
Remember
Log in
Register