Login
Register
Dark Mode
Brightness
Profile
Edit Profile
Messages
My favorites
My Updates
Logout
Filter
Profile
Wall
Recent activity
All questions
All answers
Exams Taken
All Blogs
Recent activity by shree
1
answer
1
GATE CSE 2009 | Question: 14
Let $\pi_A$ be a problem that belongs to the class NP. Then which one of the following is TRUE? There is no polynomial time algorithm for $\pi_A$. If $\pi_A$ can be solved deterministically in polynomial time, then P = NP. If $\pi_A$ is NP-hard, then it is NP-complete. $\pi_A$ may be undecidable.
Let $\pi_A$ be a problem that belongs to the class NP. Then which one of the following is TRUE?There is no polynomial time algorithm for $\pi_A$.If $\pi_A$ can be solved ...
9.4k
views
commented
Jan 31, 2015
Theory of Computation
gatecse-2009
theory-of-computation
p-np-npc-nph
+
–
3
answers
2
GATE CSE 2003 | Question: 12
Ram and Shyam have been asked to show that a certain problem $\Pi$ is $\text{NP-complete}.$ Ram shows a polynomial time reduction from the $\text{3-SAT}$ problem to $\Pi$, and Shyam shows a polynomial time reduction from $\Pi$ to $\text{3-SAT.}$ Which of ... not NP-complete $\Pi$ is in NP, but is not NP-complete $\Pi$ is NP-complete $\Pi$ is neither NP-hard, nor in NP
Ram and Shyam have been asked to show that a certain problem $\Pi$ is $\text{NP-complete}.$ Ram shows a polynomial time reduction from the $\text{3-SAT}$ problem to $\Pi$...
8.1k
views
commented
Jan 27, 2015
Algorithms
gatecse-2003
algorithms
p-np-npc-nph
normal
out-of-gate-syllabus
+
–
5
answers
3
GATE CSE 2005 | Question: 37
Suppose $T(n) =2T (\frac{n}{2}) + n$, $T(0) = T(1) =1$ Which one of the following is FALSE? $T(n)=O(n^2)$ $T(n)=\Theta(n \log n)$ $T(n)=\Omega(n^2)$ $T(n)=O(n \log n)$
Suppose $T(n) =2T (\frac{n}{2}) + n$, $T(0) = T(1) =1$Which one of the following is FALSE?$T(n)=O(n^2)$$T(n)=\Theta(n \log n)$$T(n)=\Omega(n^2)$$T(n)=O(n \log n)$
9.7k
views
answered
Jan 26, 2015
Algorithms
gatecse-2005
algorithms
asymptotic-notation
recurrence-relation
normal
+
–
4
answers
4
GATE CSE 1998 | Question: 1.18
Which of the following devices should get higher priority in assigning interrupts? Hard disk Printer Keyboard Floppy disk
Which of the following devices should get higher priority in assigning interrupts?Hard diskPrinterKeyboardFloppy disk
12.3k
views
commented
Jan 22, 2015
Operating System
gate1998
operating-system
interrupts
normal
+
–
4
answers
5
Which of the following are equal things when there is only one CPU in a system.
Which of the following are equal things when there is only one CPU in a system. A) Multiprogramming and Multitasking B) Multiprocessing and Multiprogramming C) Multitasking and Multiprocessing D) None of these
Which of the following are equal things when there is only one CPU in a system.A) Multiprogramming and MultitaskingB) Multiprocessing and MultiprogrammingC) Multitasking ...
3.0k
views
commented
Jan 22, 2015
Operating System
operating-system
+
–
1
answer
6
Transactions
To check whether a given schedule is serializable or not , do we need to check only for conflict serializability or both conflict serializability and view serializability ..?
To check whether a given schedule is serializable or not , do we need to check only for conflict serializability or both conflict serializability and view serializabil...
2.0k
views
commented
Jan 22, 2015
4
answers
7
GATE CSE 2004 | Question: 39
Two matrices $M_1$ and $M_2$ are to be stored in arrays $A$ and $B$ ... column-major order best if both are in row-major order best if both are in column-major order independent of the storage scheme
Two matrices $M_1$ and $M_2$ are to be stored in arrays $A$ and $B$ respectively. Each array can be stored either in row-major or column-major order in contiguous memory ...
12.1k
views
commented
Jan 15, 2015
Algorithms
gatecse-2004
algorithms
time-complexity
easy
+
–
10
answers
8
GATE CSE 2003 | Question: 16
Which of the following suffices to convert an arbitrary CFG to an LL(1) grammar? Removing left recursion alone Factoring the grammar alone Removing left recursion and factoring the grammar None of the above
Which of the following suffices to convert an arbitrary CFG to an LL(1) grammar?Removing left recursion aloneFactoring the grammar aloneRemoving left recursion and factor...
27.3k
views
commented
Jan 11, 2015
Compiler Design
gatecse-2003
compiler-design
parsing
easy
+
–
5
answers
9
GATE CSE 2004 | Question: 50
The relation scheme $\text{Student Performance (name, courseNo, rollNo, grade)}$ has the following functional dependencies: name, courseNo, $\rightarrow$ grade rollNo, courseNo $\rightarrow$ grade name $\rightarrow$ rollNo rollNo $\rightarrow$ name The highest normal form of this relation scheme is $\text{2NF}$ $\text{3NF}$ $\text{BCNF}$ $\text{4NF}$
The relation scheme $\text{Student Performance (name, courseNo, rollNo, grade)}$ has the following functional dependencies:name, courseNo, $\rightarrow$ graderollNo, cour...
18.0k
views
answered
Jan 10, 2015
Databases
gatecse-2004
databases
database-normalization
normal
+
–
5
answers
10
GATE CSE 2002 | Question: 2.24
Relation $R$ is decomposed using a set of functional dependencies, $F$, and relation $S$ is decomposed using another set of functional dependencies, $G$. One decomposition is definitely $\text{BCNF}$, the other is definitely $3NF$, but it is ... the closures of $F$ and $G$ are available). Dependency-preservation Lossless-join $\text{BCNF}$ definition $3NF$ definition
Relation $R$ is decomposed using a set of functional dependencies, $F$, and relation $S$ is decomposed using another set of functional dependencies, $G$. One decompositio...
10.7k
views
commented
Jan 10, 2015
Databases
gatecse-2002
databases
database-normalization
easy
+
–
4
answers
11
GATE CSE 2005 | Question: 68
A $5$ stage pipelined CPU has the following sequence of stages: IF - instruction fetch from instruction memory RD - Instruction decode and register read EX - Execute: ALU operation for data and address computation MA - Data memory access - for write access, the ... taken to complete the above sequence of instructions starting from the fetch of $I_1$? $8$ $10$ $12$ $15$
A $5$ stage pipelined CPU has the following sequence of stages:IF – instruction fetch from instruction memoryRD – Instruction decode and register readEX – Execute: ...
46.2k
views
commented
Jan 9, 2015
CO and Architecture
gatecse-2005
co-and-architecture
pipelining
normal
+
–
7
answers
12
GATE CSE 2005 | Question: 19
Which one of the following is true for a CPU having a single interrupt request line and a single interrupt grant line? Neither vectored interrupt nor multiple interrupting devices are possible Vectored interrupts are not possible ... and multiple interrupting devices are both possible Vectored interrupts are possible but multiple interrupting devices are not possible
Which one of the following is true for a CPU having a single interrupt request line and a single interrupt grant line?Neither vectored interrupt nor multiple interrupting...
21.1k
views
answered
Jan 8, 2015
Operating System
gatecse-2005
operating-system
io-handling
normal
+
–
4
answers
13
GATE CSE 2004 | Question: 20
Which of the following addressing modes are suitable for program relocation at run time? Absolute addressing Based addressing Relative addressing Indirect addressing I and IV I and II II and III I, II and IV
Which of the following addressing modes are suitable for program relocation at run time?Absolute addressingBased addressingRelative addressingIndirect addressingI and IVI...
12.1k
views
commented
Jan 8, 2015
CO and Architecture
gatecse-2004
co-and-architecture
addressing-modes
easy
+
–
5
answers
14
GATE CSE 2006 | Question: 8
You are given a free running clock with a duty cycle of $50\%$ and a digital waveform $f$ which changes only at the negative edge of the clock. Which one of the following circuits (using clocked D flip-flops) will delay the phase of $f$ by $180°$?
You are given a free running clock with a duty cycle of $50\%$ and a digital waveform $f$ which changes only at the negative edge of the clock. Which one of the following...
18.6k
views
commented
Jan 2, 2015
Digital Logic
gatecse-2006
digital-logic
normal
circuit-output
+
–
5
answers
15
GATE CSE 2007 | Question: 8, ISRO2011-31
How many $3$-to-$8$ line decoders with an enable input are needed to construct a $6$-to-$64$ line decoder without using any other logic gates? $7$ $8$ $9$ $10$
How many $3$-to-$8$ line decoders with an enable input are needed to construct a $6$-to-$64$ line decoder without using any other logic gates?$7$$8$$9$$10$
21.3k
views
commented
Jan 2, 2015
Digital Logic
gatecse-2007
digital-logic
normal
isro2011
decoder
+
–
8
answers
16
how many process created?
Consider the following Pseudo code main() { int t1=0,t2=0,t3=0; t1=fork(); t2=fork(); if(t1!=0) { t3=fork(); printf("0"); } } Find the total number of processes that will be created by the above program execution.
Consider the following Pseudo codemain() { int t1=0,t2=0,t3=0; t1=fork(); t2=fork(); if(t1!=0) { t3=fork(); printf("0"); } }Find the total number of processes that will b...
9.2k
views
commented
Dec 31, 2014
Operating System
operating-system
fork-system-call
+
–
1
answer
17
A relational table employee.
A relational table Employee (ENo, EName, Dept) has $88$ number of tuples. What will be the result of following SQL statement? SELECT COUNT (ENo) FROM Employee WHERE ENo NOT IN (NULL); $88$ $44$ $0$ $87$
A relational table Employee (ENo, EName, Dept) has $88$ number of tuples. What will be the result of following SQL statement?SELECT COUNT (ENo) FROM Employee WHERE ENo NO...
779
views
commented
Dec 29, 2014
Databases
sql
databases
+
–
1
answer
18
consider the following code
478
views
answered
Dec 28, 2014
Operating System
operating-system
+
–
12
answers
19
GATE CSE 1994 | Question: 1.6, ISRO2008-29
The number of distinct simple graphs with up to three nodes is $15$ $10$ $7$ $9$
The number of distinct simple graphs with up to three nodes is$15$$10$$7$$9$
34.8k
views
commented
Dec 28, 2014
Graph Theory
gate1994
graph-theory
graph-connectivity
combinatory
normal
isro2008
counting
+
–
2
answers
20
GATE CSE 2005 | Question: 54
Let $N_f$ and $N_p$ denote the classes of languages accepted by non-deterministic finite automata and non-deterministic push-down automata, respectively. Let $D_f$ and $D_p$ denote the classes of languages accepted by deterministic finite automata and deterministic push-down automata ... $D_f = N_f \text{ and } D_p = N_p$ $D_f =N_f \text{ and } D_p \subset N_p$
Let $N_f$ and $N_p$ denote the classes of languages accepted by non-deterministic finite automata and non-deterministic push-down automata, respectively. Let $D_f$ and $D...
4.3k
views
answered
Dec 26, 2014
Theory of Computation
gatecse-2005
theory-of-computation
easy
non-determinism
+
–
3
answers
21
GATE CSE 2001 | Question: 19
Two concurrent processes $P1$ and $P2$ want to use resources $R1$ and $R2$ in a mutually exclusive manner. Initially, $R1$ and $R2$ ... . Exchange the statements $Q1$ and $Q3$ and statements $Q2$ and $Q4$. Is mutual exclusion guaranteed now? Can deadlock occur?
Two concurrent processes $P1$ and $P2$ want to use resources $R1$ and $R2$ in a mutually exclusive manner. Initially, $R1$ and $R2$ are free. The programs executed by the...
5.5k
views
commented
Dec 26, 2014
Operating System
gatecse-2001
operating-system
resource-allocation
normal
descriptive
+
–
6
answers
22
GATE CSE 2010 | Question: 45
The following program consists of $3$ concurrent processes and $3$ binary semaphores. The semaphores are initialized as $S0=1, S1=0$ and $S2=0.$ ... $P0$ print '$0$'? At least twice Exactly twice Exactly thrice Exactly once
The following program consists of $3$ concurrent processes and $3$ binary semaphores. The semaphores are initialized as $S0=1, S1=0$ and $S2=0.$$$\begin{array}{|l|l|}\hli...
26.2k
views
commented
Dec 25, 2014
Operating System
gatecse-2010
operating-system
process-synchronization
normal
+
–
4
answers
23
No of surjective functions
The number of surjective (onto) functions defined from $A$ to $B$ where |A| = 5, |B| = 4, is _______
The number of surjective (onto) functions defined from $A$ to $B$ where |A| = 5, |B| = 4, is _______
7.5k
views
commented
Dec 25, 2014
Set Theory & Algebra
discrete-mathematics
set-theory&algebra
functions
+
–
4
answers
24
GATE IT 2008 | Question: 40
A non pipelined single cycle processor operating at $100\;\text{MHz}$ is converted into a synchronous pipelined processor with five stages requiring $2.5\;\text{nsec}, 1.5\;\text{nsec}, 2\;\text{nsec}, 1.5\;\text{nsec}$ and $2.5\;\text{nsec}$, respectively ... $4.5$ $4.0$ $3.33$ $3.0$
A non pipelined single cycle processor operating at $100\;\text{MHz}$ is converted into a synchronous pipelined processor with five stages requiring $2.5\;\text{nsec}, ...
13.7k
views
answered
Dec 25, 2014
CO and Architecture
gateit-2008
co-and-architecture
pipelining
normal
+
–
1
answer
25
GATE CSE 2011 | Question: 11
A computer handles several interrupt sources of which of the following are relevant for this question. Interrupt from CPU temperature sensor (raises interrupt if CPU temperature is too high) Interrupt from Mouse (raises Interrupt if the ... the HIGHEST priority? Interrupt from Hard Disk Interrupt from Mouse Interrupt from Keyboard Interrupt from CPU temperature sensor
A computer handles several interrupt sources of which of the following are relevant for this question.Interrupt from CPU temperature sensor (raises interrupt if CPU tempe...
9.6k
views
commented
Dec 25, 2014
Operating System
gatecse-2011
operating-system
interrupts
normal
+
–
5
answers
26
GATE CSE 2003 | Question: 46
Consider the ALU shown below. If the operands are in $2's$ complement representation, which of the following operations can be performed by suitably setting the control lines $K$ and $C_0$ only (+ and - denote addition and subtraction respectively)? $A + B$, and $A - B$, but not $A + 1$ ... $A + B$, but not $A - B$ or $A + 1$ $A + B$, and $A - B$, and $A + 1$
Consider the ALU shown below. If the operands are in $2’s$ complement representation, which of the following operations can be performed by suitably setting the control...
16.8k
views
commented
Dec 25, 2014
Digital Logic
gatecse-2003
digital-logic
normal
adder
+
–
8
answers
27
GATE CSE 2010 | Question: 43
The following functional dependencies hold for relations $R(A, B, C)$ and $S(B, D, E).$ $ B \to A$ $A \to C$ The relation $R$ contains $200$ tuples and the relation $S$ contains $100$ tuples. What is the maximum number of tuples possible in the natural join $R \bowtie S$? $100$ $200$ $300$ $2000$
The following functional dependencies hold for relations $R(A, B, C)$ and $S(B, D, E).$ $ B \to A$$A \to C$The relation $R$ contains $200$ tuples and the relation $S$ con...
13.1k
views
commented
Dec 24, 2014
Databases
gatecse-2010
databases
normal
natural-join
database-normalization
+
–
6
answers
28
GATE CSE 2002 | Question: 2.17
The binary relation $S= \phi \text{(empty set)}$ on a set $A = \left \{ 1,2,3 \right \}$ is Neither reflexive nor symmetric Symmetric and reflexive Transitive and reflexive Transitive and symmetric
The binary relation $S= \phi \text{(empty set)}$ on a set $A = \left \{ 1,2,3 \right \}$ is Neither reflexive nor symmetricSymmetric and reflexiveTransitive and reflexive...
12.9k
views
commented
Dec 22, 2014
Set Theory & Algebra
gatecse-2002
set-theory&algebra
normal
relations
+
–
2
answers
29
plz explain why b is correct?
491
views
commented
Dec 22, 2014
Compiler Design
parsing
test-series
+
–
4
answers
30
GATE CSE 2011 | Question: 52
Consider a network with five nodes, $N1$ to $N5$, as shown as below. The network uses a Distance Vector Routing protocol. Once the routes have been stabilized, the distance vectors at different nodes are as follows. N1: $(0, 1, 7, 8, 4)$ N2: $(1, 0, 6, 7, 3)$ N3: $(7, 6, 0, 2, 6)$ ... $N3$? $(3, 2, 0, 2, 5)$ $(3, 2, 0, 2, 6)$ $(7, 2, 0, 2, 5)$ $(7, 2, 0, 2, 6)$
Consider a network with five nodes, $N1$ to $N5$, as shown as below.The network uses a Distance Vector Routing protocol. Once the routes have been stabilized, the distanc...
23.8k
views
commented
Dec 19, 2014
Computer Networks
gatecse-2011
computer-networks
routing
distance-vector-routing
normal
+
–
Email or Username
Show
Hide
Password
I forgot my password
Remember
Log in
Register