The Gateway to Computer Science Excellence
For all GATE CSE Questions
Toggle navigation
Email or Username
Password
Remember
Login
Register

I forgot my password
Activity
Questions
Unanswered
Tags
Subjects
Users
Ask
Prev
Blogs
New Blog
Exams
Recent activity by yuviabhi
User yuviabhi
Wall
Recent activity
All questions
All answers
Exams Taken
All Blogs
User yuviabhi
Wall
Recent activity
All questions
All answers
Exams Taken
All Blogs
1
answer
1
UGCNETJuly2018II: 93
Match the terms in ListI with the options given in ListII List  I List  II a Decoder i 1 line to $2^n$ lines b Multiplexer ii n lines to $2^n$ lines c De multiplexer iii $2^n$ lines to 1 line iv $2^n$ lines to $2^{n1}$ lines aii; bi; ciii aii; biii; ci aii; bi; civ aiv; bii; ci
commented
Oct 11, 2019
in
Digital Logic

622
views
ugcnetjuly2018ii
digitallogic
combinationalcircuit
2
answers
2
UGC NET July 2018 Q 9
Which of the following statements is/are True regarding the solution to the visibility problem in $3D$ graphics ? $S1 :$ The Painter's algorithm sorts polygons by depth and then paints (scan  converts) each Polygon on to the screen starting with ... Backface Culling refers to eliminating geometry with backfacing normals. S1 only S2 only Both S1 and S2 Neither S1 nor S2
commented
Jun 20, 2019
in
Computer Graphics

296
views
computergraphics
3
answers
3
UGCNETNov2017iii9
If every nonkey attribute is functionally dependent on the primary key, then the relation is in ________ First normal form Second normal form Third normal form Fourth normal form
answered
Jun 18, 2019
in
Databases

816
views
ugcnetnov2017iii
databasenormalization
1
answer
4
UGC NET NOV 2017 PAPER III Q71
Consider a single perceptron with sign activation function. The perceptron is represented by weight vector [0.4 −0.3 0.1]T and a bias θ=0. If the input vector to the perceptron is X=[0.2 0.6 0.5] then the output of the perceptron is : (1) 1 (2) 0 (3) −0.05 (4) −1
commented
Jun 18, 2019
in
Others

1.3k
views
1
answer
5
UGCNETNov2017iii71
Consider a single perceptron with sign activation function. The perceptron is represented by weight vector $\begin{bmatrix} 0.4 & 0.3 & 0.1 \end{bmatrix}^t$ and a bias $\theta=0$. If the input vector to the perceptron is $X=\begin{bmatrix} 0.2 & 0.6 & 0.5 \end{bmatrix}$ then the output of the perceptron is $1$ $0$ $0.05$ $1$
answered
Jun 18, 2019
in
Unknown Category

91
views
ugcnetnov2017iii
0
answers
6
MadeEasy Test Series 2018: Theory Of Computation  Regular Languages
commented
Jun 17, 2019
in
Theory of Computation

153
views
madeeasytestseries
theoryofcomputation
regularlanguages
2
answers
7
MadeEasy Test Series: Theory Of Computation  Regular Languages
Consider the following statements: $S_1:\{(a^n)^mn\leq m\geq0\}$ $S_2:\{a^nb^nn\geq 1\} \cup \{a^nb^mn \geq1,m \geq 1\} $ Which of the following is regular? $S_1$ only $S_2$ only Both Neither of the above
commented
Jun 17, 2019
in
Theory of Computation

427
views
madeeasytestseries
theoryofcomputation
regularlanguages
1
answer
8
UGCNETJuly2018II: 89
Which of the following is an equivalence relation on the set of all functions from Z to Z? $\{ f, \:g) \mid f(x)  g(x) =1 \: \forall \: x \in \: Z \}$ $\{ f, \:g) \mid f(0) = g(0) \text{ or } f(1) = g(1) \}$ $\{ f, \:g) \mid f(0) = g(1) \text{ and } f(1) = g(0) \}$ $\{ f, \:g) \mid f(x)  g(x) =k \text{ for some } k \in Z \}$
answered
Jun 17, 2019
in
Discrete Mathematics

314
views
ugcnetjuly2018ii
discretemathematics
equivalenceclasses
2
answers
9
UGCNETJuly2018II: 79
A knowledge base contains just one sentence, $\exists x \text{ AsHighAs } (x, \text{Everest})$. Consider the following two sentences obtained after applying existential instantiation. AsHighAs (Everest, Everest) AsHighAs (Kilimanjaro, Everest) Which of ... b are unsound conclusions Sentence a is sound but sentence b is unsound Sentence a is unsound but sentence b is sound
answered
Jun 17, 2019
in
Verbal Ability

636
views
ugcnetjuly2018ii
verbalability
1
answer
10
madeeasy
A) Ω(n) B) θ(n2) C) Ω(n2) D) θ(n)
answered
Jun 14, 2019
in
Puzzles

199
views
2
answers
11
UGCNETJune2015III: 34
Consider a hash table of size m=100 and the hash function h(k)=floor (m(kA mod 1)) for $A=\frac{ (\sqrt{5}1)}{2} = 0.618033$. Compute the location to which the key k=123456 is placed in hash table 77 82 88 89
commented
Jun 14, 2019
in
DS

2.1k
views
ugcnetjune2015iii
datastructures
hashing
1
answer
12
UGCNETJune2015III: 32
The travelling salesman problem can be solved in Polynomial time using dynamic programming algorithm Polynomial time using branchandbound algorithm Exponential time using dynamic programming algorithm or branchandbound algorithm Polynomial time using back tracking algorithm
commented
Jun 14, 2019
in
Algorithms

1.8k
views
algorithms
pnpnpcnph
ugcnetjune2015iii
2
answers
13
UGCNETJune2015III: 2
Consider a 32bit microprocessor, with a 16bit external data bus, driven by an 8 MHz input clock. Assume that this microprocessor has a bus cycle whose minimum duration equals four input clock cycles. What is the maximum data transfer rate for this microprocessor? $8 \times 10^6$ bytes/sec $4 \times 10^6$ bytes/sec $16 \times 10^6$ bytes/sec $4 \times 10^9$ bytes/sec
commented
Jun 14, 2019
in
CO and Architecture

2.7k
views
ugcnetjune2015iii
coandarchitecture
datatransfer
2
answers
14
UGCNETDEC2016II: 4
How many multiples of $6$ are there between the following pairs of numbers? $0$ and $100$ and $6$ and $34$ $16$ and $6$ $17$ and $6$ $17$ and $7$ $16$ and $7$
answered
Jun 12, 2019
in
Set Theory & Algebra

1.4k
views
ugcnetdec2016ii
settheory&algebra
factors
2
answers
15
UGCNETDEC2016II: 20
The order of a leaf node in a B+ tree is the maximum number of children it can have. Suppose that block size is 1 kilobytes, the child pointer takes 7 bytes long and search field value takes 14 bytes long. The order of the leaf node is _________ 16 63 64 65
answered
Jun 12, 2019
in
Others

2.7k
views
ugcnetdec2016ii
2
answers
16
UGCNETDEC2016II: 38
Match the following w.r.t. Input/Output management: ListI ListII a. Device controller i. Extracts information from the controller register and store it in data buffer b. Device driver ii. I/O scheduling c. Interrupt handler iii. Performs data transfer d. Kernel I/O subsystem iv. Processing of I/O ... ii aii; bi; civ; diii aiv; bi; cii; diii ai; biii; civ; dii
answered
Jun 12, 2019
in
Operating System

1.4k
views
ugcnetdec2016ii
operatingsystem
iohandling
2
answers
17
UGCNETDEC2016III: 66
Names of the some of the operating systems are given below: MSDOS XENIX OS/2 In the above list, following operating systems did not provide multiuser facility a only a and b only b and c only a, b, and c
answered
Jun 12, 2019
in
Others

1.4k
views
ugcnetdec2016iii
2
answers
18
UGCNETJuly2018II: 29
A 5ary tree in which every internal node has exactly 5 children. The number of left nodes in such a tree with 8 internal nodes will be: 30 33 45 125
commented
Dec 14, 2018
in
DS

2.6k
views
ugcnetjuly2018ii
datastructures
trees
3
answers
19
UGCNETJuly2018II: 32
The finite state machine given in figure below recognizes: anu string of odd number of a's anu string of odd number of b's any string of even number of a's and odd number of b's any string of odd number of a's and odd number of b's
commented
Oct 18, 2018
in
Theory of Computation

1k
views
ugcnetjuly2018ii
theoryofcomputation
finiteautomata
4
answers
20
UGCNETJuly2018II: 48
Decrypt the message "WTAAD" using the Caesar Cipher with key =15 LIPPS HELLO PLLEH DAATW
commented
Sep 7, 2018
in
Others

1.6k
views
ugcnetjuly2018ii
cryptography
encryption
2
answers
21
Doubt on OS
If an Interrupt occurs during process executing in CPU then the process will move RUN to READY or RUN to WAIT/BLOCK ?
answered
Aug 31, 2018
in
Operating System

62
views
operatingsystem
process
2
answers
22
Self doubt, Automata theory
Suppose ∑* over {a,b,c} , whether it is regular or not ? If yes then will it contain this language or not { an . bn . cn  n > 0 } ? If yes then how is sigma* regular ? I am in great confusion plz help.
answered
Aug 31, 2018
in
Theory of Computation

58
views
regularlanguages
1
answer
23
Self Doubt
What is Phase structured grammar?
answered
Aug 31, 2018
in
Theory of Computation

14
views
1
answer
24
UGCNETJuly2018II: 65
Consider the following schedules involving two transactions. $S_1 : r_1(X) ; r_1(Y); r_2(X); r_2(Y); w_2(Y); w_1(X)$ $S_2 : r_1(X) ; r_2(X); r_2(Y); w_2(Y); r_1(Y); w_1(X)$ Which one of the following statements is correct with respect to above? ... $S_1$ is not conflict serializable and $S_2$ is conflict serializable
answered
Aug 31, 2018
in
Databases

335
views
ugcnetjuly2018ii
databases
transactionandconcurrency
1
answer
25
UGCNETJuly2018II: 99
Simplify the following using $\text{K}$ – map : $F(A, B, C, D) = \Sigma (0, 1, 2, 8, 9, 12, 13)$ $d(A, B, C, D) = \Sigma (10, 11, 14, 15)$ $\text{d}$ stands for don't care condition. $A+\bar{B} \bar{D} +BC$ $A+\bar{B} \bar{D} + \bar{B} \bar{C}$ $\bar{A} + \bar{B} \bar{C}$ $\bar{A} + \bar{B} \bar{C} + \bar{B} \bar{D}$
answered
Aug 31, 2018
in
Digital Logic

1.2k
views
ugcnetjuly2018ii
digitallogic
kmap
2
answers
26
UGCNETJuly2018II: 96
Perform the following operation for the binary equivalent of the decimal numbers $(14)_{10}+(15)_{10}$. The solution in 8 bit representation is 11100011 00011101 10011101 11110011
answered
Aug 31, 2018
in
Digital Logic

1k
views
ugcnetjuly2018ii
digitallogic
numberrepresentation
2
answers
27
UGCNETJuly2018II: 92
In $RS$ flipflop, the output of the flipflop at time ($t+1$) same as the output at time $t$, after the occurrence of a clock pulse if : $S$=$R$=$1$ $S$=$0$, $R$=$1$ $S$=$2$, $R$=$0$ $S$=$R$=$0$
answered
Aug 31, 2018
in
Digital Logic

346
views
ugcnetjuly2018ii
digitallogic
flipflop
1
answer
28
UGCNETJuly2018II: 87
Match the following in List  I and ListII, for a function $f$: List  I List  II a $\forall \: x \: \forall \: y \: (f(x)=f(y) \rightarrow x=y)$ i Constant b $\forall \: y \: \exists \: x \: (f(x) =y)$ ii Injective c $\forall \: x \: f(x)=k$ iii subjective ai, bii, ciii aiii, bii, ci aii, bi, ciii aii, biii, ci
commented
Aug 31, 2018
in
Discrete Mathematics

562
views
ugcnetjuly2018ii
discretemathematics
functions
1
answer
29
UGCNETJuly2018II: 100
In 8085 microprocessor, what is the output of following program? LDA 8000H MVI B, 30H ADD B STA 800 H Read a number from input port and store it in memory Read a number from input device with address 8000H and store it in memory location ... in memory location 8001H Load A with data from input device with address 8000H and display it on the output device with address 8001H
commented
Aug 31, 2018
in
CO and Architecture

267
views
ugcnetjuly2018ii
coandarchitecture
8085
microprocessors
1
answer
30
UGCNETJuly2018II: 91
CMOS is a computer chip on the motherboard, which is RAM ROM EPROM Auxillary storage
answered
Aug 31, 2018
in
CO and Architecture

208
views
ugcnetjuly2018ii
coandarchitecture
cmos
52,345
questions
60,472
answers
201,800
comments
95,278
users