Recent questions tagged digital-logic / GATE Overflow for GATE CSE

0 votes

0 answers

181

Made Easy Workbook

Uttiya

250 views

Uttiya asked Jun 20, 2023

0 votes

0 answers

182

Made Easy Digital Logic
The function f(A,B,C,D)=Ʃ(3,4,5,7,9,13,14,15) is realized with the following digital logic block circuit. Each digital logic block is implemented with minimum number of 2 input NAND gates. The number of NAND gates required are ___?

The function f(A,B,C,D)=Ʃ(3,4,5,7,9,13,14,15) is realized with the following digital logic block circuit. Each digital logic block is implemented with minimum number of ...

Uttiya

314 views

Uttiya asked Jun 20, 2023

0 votes

0 answers

183

Made Easy Logic Functions and Minimization GATE 2006

Sourin Kundu

320 views

Sourin Kundu asked Jun 10, 2023

0 votes

1 answer

184

Made easy workbook

rishabh-441

265 views

rishabh-441 asked Jun 1, 2023

0 votes

0 answers

185

Made Easy Digital Logic Combinational Circuits

Sourin Kundu

304 views

Sourin Kundu asked May 5, 2023

0 votes

0 answers

186

Made Easy Digital Logic Combinational Circuits Gate
To design a binary subtractor circuit, 1’s complement procedure is better,because it uses less hardware. 2’s complement procedure is better,because it uses less hardware. Binary ‘0’ is having unique representation in sign 1’s complement notation. Binary ‘0’ is having unique representation in sign 2’s complement notation.

To design a binary subtractor circuit,1’s complement procedure is better,because it uses less hardware.2’s complement procedure is better,because it uses less hardwar...

Sourin Kundu

271 views

Sourin Kundu asked May 4, 2023

0 votes

0 answers

187

Made Easy Digital Logic Combinational circuits Gate
A 4 bit binary adder is adding two BCD numbers and producing the sum output S3S2S1S0 along with the carry output C0.It is required to design a checking circuit such that the checking circuit output must be zero,whatever the Binary adder output is invalid BCD,the ... circuit is C0'S3'+C0'S2'S1' C0+S3S2+S2S1 (C0'+S0')(C0'+S2'+S1') None of the above

A 4 bit binary adder is adding two BCD numbers and producing the sum output S3S2S1S0 along with the carry output C0.It is required to design a checking circuit such that ...

Sourin Kundu

344 views

Sourin Kundu asked May 4, 2023

1 votes

1 answer

188

GO Classes 2024 | IIITH Mock Test 5 | Question: 5
What is the minimum (most negative) value of a $\text{32-bit}$ two's complement integer? $-2^{32}$ $-2^{32}+1$ $-2^{31}$ $-2^{31}+1$

What is the minimum (most negative) value of a $\text{32-bit}$ two's complement integer?$-2^{32}$$-2^{32}+1$$-2^{31}$$-2^{31}+1$

GO Classes

39 views

GO Classes asked Apr 30, 2023

1 votes

1 answer

189

GO Classes 2024 | IIITH Mock Test 5 | Question: 6
Consider the $ \text{2-bit}$ multiplexer $\text{(MUX)}$ shown in the figure. For $\text{OUTPUT}$ to be the $\text{XOR}$ of $\text{C}$ and $\text{D},$ the values for $A_{0}, A_{1}, A_{2},$ and $A_{3}$ are _______ $A_{0} = 0, A_{1} = 0, A_{2} = 1, A_{3} = 1$ ... $A_{0} = 0, A_{1} = 1, A_{2} = 1, A_{3} = 0$ $A_{0} = 1, A_{1} = 1, A_{2} = 0, A_{3} = 0$

Consider the $ \text{2–bit}$ multiplexer $\text{(MUX)}$ shown in the figure. For $\text{OUTPUT}$ to be the $\text{XOR}$ of $\text{C}$ and $\text{D},$ the values for $A_...

GO Classes

29 views

GO Classes asked Apr 30, 2023

1 votes

1 answer

190

GO Classes 2024 | IIITH Mock Test 5 | Question: 9
Two $\text{D}$ Flip flops are connected as a synchronous counter that goes through following sequence $ 00 \rightarrow 01 \rightarrow 11 \rightarrow 10 \rightarrow 00 $ Inputs $\text{D}_0$ and $\text{D}_1$ should be connected as$? ($Flip flop $\text{D}_1$ ... $\overline{\text{Q}}_0 \overline{\text{Q}}_1$ and $\text{Q}_0 \text{Q}_1$

Two $\text{D}$ Flip flops are connected as a synchronous counter that goes through following sequence$$00 \rightarrow 01 \rightarrow 11 \rightarrow 10 \rightarrow 00$$Inp...

GO Classes

48 views

GO Classes asked Apr 30, 2023

1 votes

1 answer

191

GO Classes 2024 | IIITH Mock Test 5 | Question: 19
$\mathrm{X}=01110$ and $\mathrm{Y}=11001$ are two $5$-bit binary numbers represented in two's complement format. The sum of $\mathrm{X}$ and $\mathrm{Y}$ represented in two's complement format using $6$ bits is $100111$ $001000$ $000111$ $101001$

$\mathrm{X}=01110$ and $\mathrm{Y}=11001$ are two $5$-bit binary numbers represented in two's complement format. The sum of $\mathrm{X}$ and $\mathrm{Y}$ represented in t...

GO Classes

64 views

GO Classes asked Apr 30, 2023

1 votes

1 answer

192

GO Classes 2024 | IIITH Mock Test 5 | Question: 21
In the following circuit, $\text{X}$ ...

In the following circuit, $\text{X}$ is given by$\text{X}=\text{A}\; \overline{\text{B}}\; \overline{\text{C}}+\overline{\text{A}} \;\text{B}\; \overline{\text{C}}+\overl...

GO Classes

33 views

GO Classes asked Apr 30, 2023

0 votes

1 answer

193

#self doubt
How to get product of sum, if I have sum of product?

How to get product of sum, if I have sum of product?

Dknights

187 views

Dknights asked Apr 26, 2023

tags	tag:apple
author	user:martin
title	title:apple
content	content:apple
exclude	-tag:apple
force match	+apple
views	views:100
score	score:10
answers	answers:2
is accepted	isaccepted:true
is closed	isclosed:true