Login
Register
Dark Mode
Brightness
Profile
Edit Profile
Messages
My favorites
My Updates
Logout
Filter
Profile
Wall
Recent activity
All questions
All answers
Exams Taken
All Blogs
Questions by Adiaspirant
1
votes
1
answer
21
Pda question
Is WcW CFG?
Is WcW CFG?
1.7k
views
asked
Jan 11, 2017
Theory of Computation
pushdown-automata
+
–
–1
votes
0
answers
22
test series
If a grammar is CLR, how can we have any conflict?
If a grammar is CLR, how can we have any conflict?
287
views
asked
Jan 10, 2017
0
votes
0
answers
23
Test series
What about empty rules?
What about empty rules?
236
views
asked
Jan 10, 2017
0
votes
1
answer
24
gate 2001
An unambiguous grammar has same leftmost and rightmost derivation Please provide an example to show this.
An unambiguous grammar has same leftmost and rightmost derivationPlease provide an example to show this.
2.0k
views
asked
Jan 8, 2017
Compiler Design
compiler-design
grammar
ambiguous-grammar
descriptive
+
–
0
votes
0
answers
25
Compiler full test
How will I find SLR(1) for such a big CFG? I could find error in LL(1) and conflict in LR(0)? But finding SLR(1) is time-consuming if using item generation approach?
How will I find SLR(1) for such a big CFG?I could find error in LL(1) and conflict in LR(0)?But finding SLR(1) is time-consuming if using item generation approach?
399
views
asked
Jan 8, 2017
Compiler Design
test-series
compiler-design
+
–
0
votes
2
answers
26
Programming & DS - Binary Tree
Whats wrong with option B? Give an example?
Whats wrong with option B?Give an example?
698
views
asked
Jan 8, 2017
DS
data-structures
binary-tree
+
–
0
votes
0
answers
27
Data LINK layer
Can someone clear doubt regarding 2D parity as written in NPTEL slides that 2D parity can detect a burst error of n bits and >n+1 bits is detected but probabilty is less compared to n bits? According to me, 1bit errors can be corrected and detected 2 bit errors can't be corrected and detected.
Can someone clear doubt regarding 2D parity as written in NPTEL slides that 2D parity can detect a burst error of n bits and >n+1 bits is detected but probabilty is less ...
259
views
asked
Jan 7, 2017
0
votes
1
answer
28
Gate 2006
If pointer to leaf node of max heap given, what is the time complexity to find smallest element?
If pointer to leaf node of max heap given, what is the time complexity to find smallest element?
259
views
asked
Jan 1, 2017
0
votes
0
answers
29
Gate 2006
If pointer to leaf node of binary heap given, what is the time complexity to find smallest element?
If pointer to leaf node of binary heap given, what is the time complexity to find smallest element?
167
views
asked
Jan 1, 2017
0
votes
0
answers
30
http://gateoverflow.in/1177/gate2005-52
How many 2 strings of length n are generated by tossing a coin n times?(Setting value 0 or 1) Is it (2^n+2^n) or (2^n*2^n)?
How many 2 strings of length n are generated by tossing a coin n times?(Setting value 0 or 1)Is it (2^n+2^n) or (2^n*2^n)?
197
views
asked
Dec 29, 2016
–1
votes
1
answer
31
Test series
250
views
asked
Dec 28, 2016
0
votes
0
answers
32
gate 2005
How is I/O protection ensured by CPU having isolated mapped I/O?
How is I/O protection ensured by CPU having isolated mapped I/O?
181
views
asked
Dec 27, 2016
0
votes
2
answers
33
IBPS SO
What does processor speed depend upon? 1)Clock 2)Data bus width 3)Address bus width 4)All of the above
What does processor speed depend upon?1)Clock2)Data bus width3)Address bus width4)All of the above
789
views
asked
Dec 24, 2016
0
votes
0
answers
34
NUmber of cycles in pipeline
I am getting 15 as the answer.
I am getting 15 as the answer.
507
views
asked
Dec 23, 2016
2
votes
1
answer
35
ME CO test
I am getting answer is 190 for (I1 TO I6 & I12 TO I16)
I am getting answer is 190 for (I1 TO I6 & I12 TO I16)
219
views
asked
Dec 23, 2016
2
votes
1
answer
36
ME TEST SERIES
A computer system that uses memory mapped I/O configuration, has a 32 bit address space. Address with 1’s in 4 MSB refers to devices. What is the maximum amount of memory and port addresses that can be referenced in such system respectively?
A computer system that uses memory mapped I/O configuration, has a 32 bit address space. Address with 1’s in 4 MSB refers to devices. What is the maximum amount of memo...
1.1k
views
asked
Dec 23, 2016
0
votes
1
answer
37
Er to relational tables gate
Please suggest some pdf or study material to study ER To relational tables type question?
Please suggest some pdf or study material to study ER To relational tables type question?
328
views
asked
Dec 15, 2016
Computer Networks
er-diagram
er-to-relational
+
–
0
votes
1
answer
38
made easy test series
300
views
asked
Dec 14, 2016
0
votes
0
answers
39
GATE 2006
/* function definition to swap the values */ void swap(int *x, int *y) { int temp; temp = *x; /* save the value at address x */ *x = *y; /* put y into x */ *y = temp; /* put temp into y */ return; } #include <stdio.h> /* function declaration */ void ... b : %d\n", b ); return 0; } /*IF I USE swap(&a,&(b+5)),it gives error but the above program doesn't give error.
/* function definition to swap the values */void swap(int *x, int *y) { int temp; temp = *x; /* save the value at address x */ *x = *y; /* put y into x */ ...
788
views
asked
Dec 10, 2016
0
votes
0
answers
40
DIgital logic test question
How is two mux starting from left giving any output as select line is given '0' as input ?
How is two mux starting from left giving any output as select line is given '0' as input ?
444
views
asked
Dec 4, 2016
Digital Logic
digital-logic
digital-circuits
combinational-circuit
+
–
Page:
« prev
1
2
3
next »
Email or Username
Show
Hide
Password
I forgot my password
Remember
Log in
Register