edited by
9,320 views
22 votes
22 votes

Consider a $2$-way set associative cache memory with $4$ sets and total $8$ cache blocks $(0-7)$ and a main memory with $128$ blocks $(0-127)$. What memory blocks will be present in the cache after the following sequence of memory block references if LRU policy is used for cache block replacement. Assuming that initially the cache did not have any memory block from the current job?
$0$ $5$ $3$ $9$ $7$ $0$ $16$ $55$

  1. $0$ $3$ $5$ $7$ $16$ $55$
  2. $0$ $3$ $5$ $7$ $9$ $16$ $55$
  3. $0$ $5$ $7$ $9$ $16$ $55$
  4. $3$ $5$ $7$ $9$ $16$ $55$
edited by

5 Answers

0 votes
0 votes

…………………………………………………………………………….

Answer:

Related questions

9.7k
views
2 answers
31 votes
Ishrat Jahan asked Nov 3, 2014
9,659 views
An instruction set of a processor has $125$ signals which can be divided into $5$ groups of mutually exclusive signals as follows:Group $1$ $:$ $20$ signals, Group $2$ $:...
6.4k
views
1 answers
25 votes
Ishrat Jahan asked Nov 3, 2014
6,361 views
A hardwired CPU uses $10$ control signals $S_1$ to $S_{10}$, in various time steps $T_1$ to $T_5$, to implement $4$ instructions $I_1$ to $I_4$ as shown below:$$\begin{ar...
8.7k
views
3 answers
21 votes
Ishrat Jahan asked Nov 3, 2014
8,686 views
We have two designs $D1$ and $D2$ for a synchronous pipeline processor. $D1$ has $5$ pipeline stages with execution times of $3$ nsec, $2$ nsec, $4$ nsec, $2$ nsec and $3...
15.3k
views
7 answers
48 votes
Ishrat Jahan asked Nov 3, 2014
15,323 views
Consider a simple graph with unit edge costs. Each node in the graph represents a router. Each node maintains a routing table indicating the next hop router to be used to...