Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
Slides
A Simple Illustration
Cache Memory
Recent questions tagged cache-memory
1
vote
2
answers
1
GATE CSE 2024 | Set 1 | Question: 43
Consider two set-associative cache memory architectures: $\text{WBC}$, which uses the write back policy, and $\text{WTC}$, which uses the write through policy. Both of them use the $\text{LRU}$ (Least Recently Used) block ... write miss in $\text{WTC}$ always writes the victim cache block to main memory before loading the missed block to the cache
Arjun
asked
in
CO and Architecture
Feb 16
by
Arjun
1.8k
views
gatecse2024-set1
co-and-architecture
cache-memory
multiple-selects
4
votes
1
answer
2
GO Classes Test Series 2024 | Mock GATE | Test 14 | Question: 55
Consider the cache of size 512 bytes that is direct-mapped? Suppose the size of integer is 4 bytes and block size is 16 bytes. Assume cache is initially empty and all data except for the array x are stored in registers, and that the ... ) { sum += x[i]; } What is the miss rate for the above loop? (roundoff to two decimal places)
GO Classes
asked
in
CO and Architecture
Feb 5
by
GO Classes
373
views
goclasses2024-mockgate-14
numerical-answers
co-and-architecture
cache-memory
page-fault
2-marks
6
votes
1
answer
3
GO Classes Test Series 2024 | Mock GATE | Test 13 | Question: 54
Assume a cache memory with the following properties: The cache size $\text{(C)}$ is 512 bytes (contains $512$ data bytes) The cache uses an LRU (least recently used) policy for eviction. The cache is initially empty. Suppose that for the following ... cache? $\text{B}=4$ bytes $\text{B}=8$ bytes $\text{B}=16$ bytes None of the above.
GO Classes
asked
in
CO and Architecture
Jan 28
by
GO Classes
675
views
goclasses2024-mockgate-13
goclasses
co-and-architecture
cache-memory
2-marks
3
votes
2
answers
4
GO Classes Test Series 2024 | Mock GATE | Test 12 | Question: 5
Suppose we have a four-way set associative physically addressed cache of size $256 \mathrm{KB}$ and $\text{16B}$ blocks, on a machine that uses $32$-bit physical addresses. How many bits will be used for the index?
GO Classes
asked
in
CO and Architecture
Jan 21
by
GO Classes
462
views
goclasses2024-mockgate-12
goclasses
numerical-answers
co-and-architecture
cache-memory
1-mark
8
votes
1
answer
5
GO Classes Test Series 2024 | Mock GATE | Test 12 | Question: 50
A computer has a $32$-bit address bus with a direct mapped cache, using $4$ bits for block offset, $16$ tag bits, and $12$ index bits. Which of the following address pairs can be placed in the cache simultaneously? $\textsf{3AC6 F45 6}$ ... $\textsf{5E3C 768 0}$ and $\textsf{8F3C 768 A}$ $\textsf{2233 445 5}$ and $\textsf{2233 445 C}$
GO Classes
asked
in
CO and Architecture
Jan 21
by
GO Classes
744
views
goclasses2024-mockgate-12
goclasses
co-and-architecture
cache-memory
multiple-selects
2-marks
5
votes
1
answer
6
GO Classes Test Series 2024 | Mock GATE | Test 11 | Question: 34
Which of the following is the best justification for using the middle bits of an address as the set index into a cache rather than the most significant bits? Indexing with the most significant bits would necessitate a smaller ... is likely to make more efficient use of the cache with middle-bit indexing than with high-bit indexing.
GO Classes
asked
in
CO and Architecture
Jan 13
by
GO Classes
384
views
goclasses2024-mockgate-11
goclasses
co-and-architecture
cache-memory
1-mark
0
votes
3
answers
7
Made Easy Test Series 2024
Can anyone please confirm that below statement is correct or not : - Statement 3 is false for Only Full Associative cache mapping and for direct and set associative mapping Statement 3 is True Because of this concept(Answer) https://gateoverflow.in/409971/made-easy-test-series-2024
Ray Tomlinson
asked
in
CO and Architecture
Sep 5, 2023
by
Ray Tomlinson
463
views
direct-mapping
cache-memory
co-and-architecture
0
votes
0
answers
8
Hit Latency | Computer Organization
is this formula is correct if it is correct then in gate 2006 Question 75 why they not used this formula https://gateoverflow.in/43565/gate-cse-2006-question-75
Ray Tomlinson
asked
in
CO and Architecture
Aug 22, 2023
by
Ray Tomlinson
224
views
co-and-architecture
cache-memory
computer-architecture
0
votes
1
answer
9
Computer Organisation Textbook Questions
Consider the case memory which has 0.8 and 0.9 hit ratio for read and write operation. Whenever there exist here miss either read or write 2 word block is to be moved from main memory to case memory. The case access time is ... time for read operation, 2. second find average access time for write operation, 3. average access time overall and throughput.
Ray Tomlinson
asked
in
CO and Architecture
Aug 19, 2023
by
Ray Tomlinson
421
views
co-and-architecture
reference-book
computer-architecture
cache-memory
carl-hamacher
Page:
1
2
3
4
5
6
...
25
next »
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(24)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(682)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
243k
comments
79.6k
users
Recent questions tagged cache-memory
Recent Blog Comments
Hlo I'm Rupesh I got AIR 3485 in gate CS and AIR...
@Ajay Sasank here is the direct link...
Thank you for the post didi My GATE 2023 & 2024...
I Hope it helps 😊
Today's best post I seen thank you for motivation