621 views

1 Answer

1 votes
1 votes

Undertsand this truth table :

A B A'+B' .....Y(say) B' A Ex-Or B' (A Ex-Or B')' .....X(say) Y X Y' X' f1=X Ex-Or Y' f2=(Y'+X')'
0 0 1 1 1 0 1 0 0 1 0 0
0 1 1 0 0 1 1 1 0 0 1 1
1 0 1 1 0 1 1 1 0 0 1 1
1 1 0 0 1 0 0 0 1 1 1 0

X represnts Sum output of Half adder of first level of gates.

F2 represents Subtract output of Half subtractor of second level of gates.

Hence half adder followed by half subtractor.

edited by

Related questions

0 votes
0 votes
0 answers
1
dileswar sahu asked Jan 22, 2017
627 views
how decoder work?(A and B here which one is LSB & MSB bez not mention).......plz someone explain
0 votes
0 votes
1 answer
2
dileswar sahu asked Nov 22, 2016
404 views
How many minimum number of 2:1 multiplexer required to implement half substractor??
1 votes
1 votes
1 answer
3
dileswar sahu asked Nov 19, 2016
411 views
plz someone draw its circuit,how it work....
2 votes
2 votes
1 answer
4
dileswar sahu asked Nov 18, 2016
486 views
Consider a MOD 555 upcounter, the number of clock pulses for which MSB of the counter is ‘1’ is ______.