retagged by
397 views
1 votes
1 votes

We have two implementations of the same Instruction Set Architecture (ISA). Machine $A$ has a clock cycle time of $50$ ns and a CPI of $4.0$ for a program, while machine $B$ has a clock cycle of $65$ ns and a CPI of $2.5$ for the same program.

Which of the following is TRUE?

  1. Machine A is faster than B.
  2. Machine B is faster than A.
  3. Both have the same speed.
  4. None of the above
retagged by

1 Answer

Best answer
3 votes
3 votes
As we know cpu time = [Instruction Count ( IC) * CPI * Clock time] ,
for M/c A cpu time is = IC*4.0 * 50 = 200 IC ns ,

for M/c B cpu time = 162.5 IC ns  ,

as ISA is same for both then IC is equal for both,

M/c A takes much time ( longer cpu time ) to perform same program than M/c B , hence M/c B is faster.
selected by
Answer:

Related questions

308
views
1 answers
1 votes
Bikram asked Nov 25, 2016
308 views
Consider two pipelines A and B. Pipeline A has $8$ stages with uniform stage delay of $2$ns. Pipeline B has $5$ stages with uniform stage delays of $3$ns. Time saved (in ...
1.5k
views
1 answers
3 votes
Bikram asked Nov 25, 2016
1,524 views
A pipelined processor has two branch delay slots. An optimizing compiler can fill one of these slots $85$ % of the time, and can fill the second slot only $20$ % of the t...
362
views
2 answers
0 votes
Bikram asked Nov 25, 2016
362 views
A non-pipeline system takes $25$ ns to process a task. The same task can be processed in a six-segment pipeline in a clock cycle of $10$ ns.The speed-up rotation of the p...
405
views
3 answers
1 votes
Bikram asked Nov 25, 2016
405 views
Consider the following program segment for a CPU having three Registers $R1, R2,$ and $R3$:$$ \begin{array}{|l|l|l|} \hline \text{Instruction} & \text{Operation} & \text{...