Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
Recent questions tagged machine-instruction
6
votes
1
answer
1
GO Classes Test Series 2024 | Mock GATE | Test 12 | Question: 20
The clock rate for Machine $\mathrm{A}$ is $2.4 \mathrm{GHz}$, and the clock rate for machine $\text{B}$ is $3.0 \mathrm{GHz}$. For a particular program, the average CPI on machine $\text{A}$ is $1.2.$ For the same program, the average ... Machine $\text{B}$, with respect to this program. What is $\mathrm{K}?$ $1$ $4 / 3$ $2$ $3 / 4$
GO Classes
asked
in
CO and Architecture
Jan 21
by
GO Classes
571
views
goclasses2024-mockgate-12
goclasses
co-and-architecture
machine-instruction
1-mark
0
votes
1
answer
2
#Applied Course
How I2-I4 is counted?
Dknights
asked
in
CO and Architecture
Dec 29, 2023
by
Dknights
114
views
machine-instruction
1
vote
0
answers
3
No of 1 Address 2 Address 0 Address Instructions Practice
I have seen lots of questions like this : A load-store architecture in which memory operation applied only on LOAD and STORE instructions and other all operations are REG-REG instructions. Assume three address architecture. Find the minimum number of ... 3AI: 7 2AI:12 1AI:15 0AI:16 Please comment if anything wrong!!!
squirrel69
asked
in
CO and Architecture
Nov 5, 2023
by
squirrel69
226
views
machine-instruction
instruction-format
instruction-execution
3
votes
1
answer
4
Co Arcitecture
A CPU has instructions 12 bits long. The size of an address field is 4 bits. It is possible to have: 14 commands of two addresses 29 commands of an address 48 zero-address instructions. using this command form?
Greepes
asked
in
GATE
Sep 19, 2023
by
Greepes
231
views
co-and-architecture
multiple-selects
machine-instruction
instruction-execution
0
votes
1
answer
5
Unacademy Practice Question
Consider a 4 way set associative cache of size 16 KB organized into 4 words block. Cache memory is designed with the write back protocol having the miss ratio of read and write operations as 30% and 40% respectively. The tine taken by ... 50% read requests and 50% write requests. What is the average memory access time considering both read and write operations ?
Swarnava Bose
asked
in
CO and Architecture
Feb 1, 2023
by
Swarnava Bose
721
views
machine-instruction
co-and-architecture
2
votes
1
answer
6
Practice Question Unacademy - Vishvadeep Gothi
Consider a system that supports 2-address, 1-address, and 0-address instructions. The system has 'i' bits instructions and 'a' bits addresses. If there are 'x' 2-address instructions and 'y' 1-address instructions then which of the following is the maximum number of 0-address instructions ... $2 ^ i - 2 ^ a * x - y * 2 ^ a$
bsreevidya
asked
in
CO and Architecture
Jan 22, 2023
by
bsreevidya
427
views
co-and-architecture
machine-instruction
2
votes
3
answers
7
CO and Arcitecture | RISC | Instruction pipelining
MSQ Which among the following statements is/are TRUE for a pipelined RISC computer. PC is usually incremented during Instruction Cycle (IF,ID) PC may be incremented during Execution Cycle (EX,MA,WB) Filling the Accumulator ... during the Instruction Cycle (IF,ID) All non-register memory fetching operations are done in Load instructions only.
Souvik33
asked
in
CO and Architecture
Dec 16, 2022
by
Souvik33
739
views
pipelining
multiple-selects
co-and-architecture
machine-instruction
instruction-execution
0
votes
1
answer
8
SelfDoubt
During the instruction fetch does the program counter increment in the same clock cycle or it take next clock cycle
someshawasthi
asked
in
CO and Architecture
Oct 27, 2022
by
someshawasthi
335
views
co-and-architecture
self-doubt
machine-instruction
clock-cycles
0
votes
0
answers
9
pipelining with branch instructions
ADD R1,R2,R3 SUB R2,R1,R7 BNEQZ R5,L1 MUL R8,R9,R3 DIV R6,R8,R7 L1:- LOAD R4, 2(R6) SUB R10,R4,R11 for the above sequence of instructions draw time and space diagram to find out total number of clock cycles required to complete execution without operand forwarding and if branch is not taken
anas_2908
asked
in
CO and Architecture
Oct 21, 2022
by
anas_2908
632
views
co-and-architecture
pipelining
machine-instruction
0
votes
0
answers
10
Best Open Video Playlist for Machine Instructions Topic | CO & A
Please list out the best free available video playlist for Machine Instructions from CO & A as an answer here (only one playlist per answer). We'll then select the best playlist and add to GO classroom video lists. ... but standard ones are more likely to be selected as best. For the full list of selected videos please see here
makhdoom ghaya
asked
in
Study Resources
Aug 16, 2022
by
makhdoom ghaya
291
views
go-classroom
missing-videos
free-videos
video-links
machine-instruction
1
vote
0
answers
11
4 Address Instruction
Where are 4 Address Instructions are used and how?
prashastinama
asked
in
CO and Architecture
Oct 3, 2021
by
prashastinama
324
views
co-and-architecture
machine-instruction
3
votes
1
answer
12
How carry and zero flag bits are modified after CMP instruction is executed?
The instruction format is CMP R1, R2. How will the carry and zero flags we be modified after above instruction is executed? Case 1: R1< R2 Carry Flag = 1 Zero Flag = 0 R1= R2 Carry Flag = 0 Zero Flag = 1 R1> R2 ... 0 Zero Flag = 1 R1> R2 Carry Flag = 1 Zero Flag = 0 Which one of the above two cases is correct?
jaswanth431
asked
in
CO and Architecture
Sep 5, 2021
by
jaswanth431
2.1k
views
machine-instruction
co-and-architecture
branch-conditional-instructions
9
votes
3
answers
13
GATE CSE 2021 Set 1 | Question: 55
Consider the following instruction sequence where registers $\text{R1}, \text{R2}$ and $\text{R3}$ are general purpose and $\text{MEMORY[X]}$ denotes the content at the memory location $\text{X}.$ ... . Assume that the memory is byte addressable. After the execution of the program, the content of memory location $3010$ is ____________
Arjun
asked
in
CO and Architecture
Feb 18, 2021
by
Arjun
8.6k
views
gatecse-2021-set1
co-and-architecture
machine-instruction
numerical-answers
2-marks
1
vote
2
answers
14
UGC NET CSE | October 2020 | Part 2 | Question: 75
Arrange the following types of machine in descending order of complexity. SISD MIMD SIMD Choose the correct answer from the options given below: $a,b,c$ $c,b,a$ $b.c.a$ $c,a,b$
go_editor
asked
in
CO and Architecture
Nov 20, 2020
by
go_editor
1.3k
views
ugcnetcse-oct2020-paper2
co-and-architecture
machine-instruction
0
votes
2
answers
15
NIELIT 2016 MAR Scientist C - Section C: 45
An instruction used to set the carry flag in a computer can be classified as data transfer process control logical program control
Lakshman Bhaiya
asked
in
CO and Architecture
Apr 2, 2020
by
Lakshman Bhaiya
2.0k
views
nielit2016mar-scientistc
co-and-architecture
machine-instruction
3
votes
1
answer
16
NIELIT 2017 OCT Scientific Assistant A (IT) - Section C: 8
Match list $I$ with List $II$ ... iii, D-iv A-iii, B-ii, C-iv, D-i A-ii, B-iii, C-i, D-iv A-i, B-iv, C-ii, D-iii
Lakshman Bhaiya
asked
in
CO and Architecture
Apr 1, 2020
by
Lakshman Bhaiya
1.6k
views
nielit2017oct-assistanta-it
co-and-architecture
instruction-format
machine-instruction
1
vote
2
answers
17
NIELIT 2017 OCT Scientific Assistant A (IT) - Section B: 35
In a $10$-bit computer instruction format, the size of address field is $3$-bits. The computer uses expanding OP code technique and has $4$ two-address instructions and $16$ one-address instructions. The number of zero address instructions it can support is $256$ $356$ $640$ $756$
Lakshman Bhaiya
asked
in
CO and Architecture
Apr 1, 2020
by
Lakshman Bhaiya
2.0k
views
nielit2017oct-assistanta-it
co-and-architecture
machine-instruction
instruction-format
3
votes
1
answer
18
NIELIT 2017 OCT Scientific Assistant A (CS) - Section B: 3
Match list $I$ with List $II$ ... iii, D-iv A-iii, B-ii, C-iv, D-i A-ii, B-iii, C-i, D-iv A-i, B-iv, C-ii, D-iii
Lakshman Bhaiya
asked
in
CO and Architecture
Apr 1, 2020
by
Lakshman Bhaiya
836
views
nielit2017oct-assistanta-cs
co-and-architecture
instruction-format
machine-instruction
1
vote
2
answers
19
NIELIT 2016 DEC Scientist B (IT) - Section B: 39
MIMD stands for Multiple Instruction Multiple Data Multiple Instruction Memory Data Memory Instruction Multiple data Multiple Information Memory data
Lakshman Bhaiya
asked
in
CO and Architecture
Mar 31, 2020
by
Lakshman Bhaiya
868
views
nielit2016dec-scientistb-it
co-and-architecture
machine-instruction
0
votes
2
answers
20
UGC NET CSE | January 2017 | Part 2 | Question: 32
Consider the following assembly language instructions: mov al, 15 mov ah, 15 xor al, al mov cl, 3 shr ax, cl add al, 90H add ah, 0 What is the value in $ax$ register after execution of above instructions? $0270H$ $0170H$ $01E0H$ $0370H$
go_editor
asked
in
CO and Architecture
Mar 24, 2020
by
go_editor
3.6k
views
ugcnetjan2017ii
co-and-architecture
machine-instruction
0
votes
3
answers
21
UGC NET CSE | January 2017 | Part 2 | Question: 34
The contents of Register $(BL)$ and Register $(AL)$ of $8085$ microprocessor are $49H$ and $3AH$ respectively. The contents of $AL$, the status of carry flag $(CF)$ and sign flag $(SF)$ after executing $'SUB AL, BL'$ ... $AL =F1H; \: CF = 1; \: SF= 1$ $AL =1FH; \: CF=1; \:SF=1$
go_editor
asked
in
CO and Architecture
Mar 24, 2020
by
go_editor
3.7k
views
ugcnetjan2017ii
microprocessors
8085-microprocessor
machine-instruction
co-and-architecture
24
votes
6
answers
22
GATE CSE 2020 | Question: 44
A processor has $64$ registers and uses $16$-bit instruction format. It has two types of instructions: I-type and R-type. Each I-type instruction contains an opcode, a register name, and a $4$-bit immediate value. Each R-type instruction ... two register names. If there are $8$ distinct I-type opcodes, then the maximum number of distinct R-type opcodes is _______.
Arjun
asked
in
CO and Architecture
Feb 12, 2020
by
Arjun
28.5k
views
gatecse-2020
co-and-architecture
numerical-answers
instruction-format
machine-instruction
2-marks
6
votes
5
answers
23
ISRO2020-16
A computer which issues instructions in order, has only $2$ registers and $3$ opcodes $\text{ADD, SUB}$ and $\text{MOV}$. Consider $2$ ... by how many $\text{MOV}$ instructions? $\text{Case 2,2}$ $\text{Case 2,3}$ $\text{Case 1,2}$ $\text{Case 1,3}$
Satbir
asked
in
CO and Architecture
Jan 13, 2020
by
Satbir
4.4k
views
isro-2020
co-and-architecture
machine-instruction
normal
0
votes
0
answers
24
Andrew S. Tanenbaum (OS) Edition 4 Exercise 2 Question 32 (Page No. 176)
Show how counting semaphores (i.e., semaphores that can hold an arbitrary value) can be implemented using only binary semaphores and ordinary machine instructions.
Lakshman Bhaiya
asked
in
Operating System
Oct 25, 2019
by
Lakshman Bhaiya
342
views
tanenbaum
operating-system
process-and-threads
machine-instruction
descriptive
1
vote
4
answers
25
Andrew S. Tanenbaum (OS) Edition 4 Exercise 1 Question 14 (Page No. 82)
A computer has a pipeline with four stages. Each stage takes the same time to do its work, namely, $1$ nsec. How many instructions per second can this machine execute?
Lakshman Bhaiya
asked
in
CO and Architecture
Oct 23, 2019
by
Lakshman Bhaiya
1.7k
views
tanenbaum
operating-system
machine-instruction
pipelining
descriptive
Page:
1
2
3
4
next »
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(24)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(682)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
243k
comments
79.6k
users
Recent questions tagged machine-instruction
Recent Blog Comments
Hlo I'm Rupesh I got AIR 3485 in gate CS and AIR...
@Ajay Sasank here is the direct link...
Thank you for the post didi My GATE 2023 & 2024...
I Hope it helps 😊
Today's best post I seen thank you for motivation