retagged by
1,016 views
3 votes
3 votes
Consider a direct map cache of 8 words, with block 2 words per Block. The following sequence of access to memory block 0,5,2,7,4,0 and 4 is repeated 10 times.

Q1) number of compulsory miss?

Q2) number of conflict misses?

Q3) The number of capacity misses?
retagged by

2 Answers

4 votes
4 votes

It's clear that there are 4 Cache Lines.

Compulsory Miss = 5

Conflict misses are misses that would not occur if the cache were fully associative with LRU replacement.

In first Iteration, last block will cause Conflict Miss because after the Previous Access to 4, we only have 1 unique block access which means in a fully associative cache with LRU replacement this would not be causing a miss.

Conflict Miss = 19

Capacity Miss is also 19

Total = 5+19+19 = 43 Miss

Please let me know the correct answer, I think i solved it correctly

edited by
0 votes
0 votes
Compulsory Miss----> 5

Conflict Miss ----------> 0

Capacity Miss --------->2( for 1st)+4*9( for rest 9 repeat)=38

Related questions

1 votes
1 votes
0 answers
1
0 votes
0 votes
0 answers
2
bts1jimin asked Jan 17, 2019
457 views
here it is given byte addressable. So these locations refer to words or byte location. What are set, block fields here : number of words or number of bytes for these loca...
0 votes
0 votes
0 answers
4
abhishekmehta4u asked Sep 16, 2018
235 views
Main mem block number is 4,6 and 8 . Then 8 is compalsory miss or conflict miss ????