Register

Self doubt

• edited by
245 views
0 votes
0 votes
Assertion (A):- LRU is not applicable to direct-mapped caches.

Reason (R):-  A unique memory page is associated with every cache page in direct-mapped caches.

Is Assertion (A) true and Reason (R) correct explanation of  Assertion(A)?
• edited by
User Avatar

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

2.2k
views
0 answers
1 votes
Somoshree Datta 5 asked Dec 31, 2018
2,203 views
Made Easy Test Series
Assertion(A): The DMA technique is more efficient than the interrupt-driven technique for high volume I/O data transfer.Reason(R): The DMA technique doesnt make use of th...
User Avatar
268
views
1 answers
0 votes
Anuranjan asked Mar 17, 2019
268 views
Self-doubt
How to improve cache hit rate in case of transfer of element from 2-D array to matrix.? (Consider the column major order in 2D array)
User Avatar
287
views
1 answers
1 votes
Anuranjan asked Mar 13, 2019
287 views
Self-doubt
What is meant by cache index? Please state by example.
User Avatar
342
views
1 answers
1 votes
Anuranjan asked Mar 9, 2019
342 views
Self-doubt
What does tag number signifies in line in cache?
User Avatar
Link Copied!