21,239 views
5 5 votes

We want to build a memory with 4-byte words and a capacity of 221 bits. 

  1. How many 2K x 8 RAM chips are needed? 
  2. How many address lines are needed for the memory? 
  3. How many of these address lines are connected to the address inputs of the RAM chips? 
  4. How many of these address lines will be used to select the appropriate RAM chip(s)? 
  5. What size decoder is needed to build the memory? 
    1. 128, 16, 11, 5, 5 to 32 
    2. 256, 16, 11, 5, 5 to 32 
    3. 128, 16, 10, 6, 6 to 64 
    4. 512, 15, 10, 5, 5 to 32 

2 Answers

Best answer
11 11 votes

(1) Memory Capacity = 221 bits

RAM chip capacity = 2K * 8 bits = 214 bits

So, number of RAM chips required = 221 / 214 = 27 = 128

(2) Memory needs to address each word.
A word is 4 bytes. So, number of possible words = 221/(4*8) = 221/25 = 216
So, number of address lines needed for memory = 16

(3) A RAM chip has 2K rows of cells to select (each row has 8 cells of 1 bit each which will always be selected together). 
So, we need 11 bits to select any of these 2K rows.

(4) 16-11 = 5 address lines will be used to select the appropriate RAM chip(s)- 5 address lines to select 128 chips doesn't seem logical but this is how multi-byte words can be fetched from memory in parallel. At any time 4 RAM chips will be selected together and a byte can be fetched in parallel from all these, resulting in 4 bytes being fetched in 1 memory cycle. (See (s) in the question)

(5) We use 5 address lines to select the RAM chips. So, decoder needs to be 5 to 32. 

(A) choice. 

selected by
Position:
Show:

Related questions

0 0 votes
2 answers 2 answers
22.3k
22.3k views
1 1 vote
0 0 answers
380
380 views
Narasareddy_vajrala asked Oct 22, 2024
380 views
how many 128*8 Ram chips are needed to provide a memory capacity of 2048 bytes?
1 1 vote
3 3 answers
28.5k
28.5k views
rahuldb asked Nov 17, 2016
28,515 views
Please show the working
4 4 votes
2 answers 2 answers
16.2k
16.2k views
Jitendra Verma asked Mar 14, 2016
16,206 views
How many 256 X 4 RAM chips are required to organize a memory of capacity 32KB ? What is the size of decoder required in this implementation to select a row of chip?Option...