A system uses a $\mathbf{2-}$level hierarchical page table for a $32-$bit virtual address space. The page size is $\mathbf{4 ~KB}$. Each Page Table Entry (PTE) at both levels is $\mathbf{4~bytes}$. The system uses a Translation Lookahead Buffer (TLB) with a hit ratio of $\mathbf{9 5 \%}$.
A process is currently executing a loop where it accesses a specific data array. Due to a unique hardware constraint, the first-level page table (Page Directory) is not cacheable in the TLBonly the second-level PTEs are cached.
If a TLB hit takes $\mathbf{2 ~ n s}$ and a single main memory access takes $\mathbf{100 ~ns}$, what is the Effective Memory Access Time (EMAT) in nanoseconds for a memory reference? (Assume the secondlevel page table is always in memory and ignore page faults).