The Gateway to Computer Science Excellence
For all GATE CSE Questions
Email or Username
I forgot my password
Page Size v/s Page fault
I studied from book william stalling ,it was written there if we increase the size of page then pagefault first increases and then when pagesize become size of process then pagefault decreases.
Can someone explain with an example why this happens?
Dec 8, 2018
This seems to be incorrect to me. Can you check once again and tell me in which context it is written? I think if this kind of statement is written then it must in some context. Without context, in general it looks absurd to me.
Please provide the page no/section
Dec 8, 2018
to add a comment.
to answer this question.
← Prev. Qn. in Sub.
Next Qn. in Sub. →
Self Doubt on Page Fault
To calculate EMAT in case of page fault we used: EMAT= page fault rate*(page fault service time) + (1-page fault rate)*(memory access time) My doubt is: In case of NO PAGE FAULT, why we considered only one memory access time . Why ... considered (VA -> PA time) + memory access time. Then why not we consider address translation time in questions involving only pagefault?
Sep 23, 2019
Made Easy Test Series:Operating System-Page Fault
Consider a system using demand paging architecture it takes $3ms.$ to service page fault if either empty frame is available or replaced page is not to be modified takes $10ms.$ if replaced page is modified. Main Memory access time ... time. The maximum acceptable page fault rate to get effective memory access time not more than $4ms.$ is_________(%)
May 16, 2019
EMAT in case of page fault
I have read that EMAT when the page fault occurs is =p(PS+MA)+(1-p)(MA) p is the probability of page fault i-p is the probability that page is present in Main Memory PS is the Page fault service time MA is the memory access time but according to me first it ... which is going to take one Memory access So,EMAT should be equals=p(MA+PS+MA)+(1-p)(MA+MA). why it is not so??
Aug 12, 2018
My doubt on TLB and page fault
First read this whole thing what I am writing below: Case 1: If we have to access unit address in memory using TLB and we assume that no page fault occurs then, EMAT=p( T+M )+( 1-p ) (T+M+M) T=TLB access time, M= ... if there page fault occurs then how does the last calculated EMAT here affects the first Estimated memory access time which we have calculated using TLB?
Apr 6, 2018
Akash Kumar Roy
Quick search syntax
IISc CDS Interview Experience, 2020
IITD MS CSE (Systems) Experience
IIT Bombay M.Tech. (RA) - Interview Experience
Interview Experience for MS(R)-IIT Delhi (School of Information Technology)
How am I preparing
Programming and DS
Theory of Computation
CO and Architecture
Tier 1 Placement Questions
Recent Blog Comments
Panel: Okay, suppose I am given a set of...
I got interview on 10th August 2020. Please...
They were eligible
Please add this one in the list too! IISc CDS...
Very helpful. can't thank you enough! :) :)