1,094 views

1 Answer

Best answer
3 3 votes

Some terms you should know before solving this question

Memory bandwidth is the rate at which data can be read from or stored into a semiconductor memory by a processor.

I/O buses connect the CPU to all other components, except RAM. Data are moved on the buses from one component to another, and data from other components to the CPU and RAM. The I/O buses differ from the system bus in speed.

A bottleneck, in a communications context, is a point in the enterprise where the flow of data is impaired or stopped entirely. Effectively, there isn't enough data handling capacity to handle the current volume of traffic.

Since I/O bus speed is less than Memory bandwidth,it is bottleneck.

Effective bandwidth that the I/O bus can provide is 1000/2 =500Mbps because each packet crosses the I/O bus twice.

Therefore, the number of interfaces is ⌊500/100⌋ = 5

• selected by
Position:
Show:

Related questions

0 0 votes
0 0 answers
839
839 views
Misbah Ghaya asked Apr 22, 2016
839 views
Implicit in the stop-and-wait scenarios of Figure $2.17$ is the notion that the receiver will retransmit its $ACK$ immediately on receipt of the duplicate data frame. Sup...
0 0 votes
2 2 answers
1.0k
1.0k views
Misbah Ghaya asked Apr 24, 2016
1,040 views
Suppose an $IP$ packet is fragmented into $10$ fragments, each with a $1$% (independent) probability of loss. To a reasonable approximation, this means there is a $10$% c...
0 0 votes
1 1 answer
1.0k
1.0k views
Misbah Ghaya asked Apr 24, 2016
1,009 views
Suppose an $IP$ packet is fragmented into $10$ fragments, each with a $1$% (independent) probability of loss. To a reasonable approximation, this means there is a $10$% c...
0 0 votes
2 2 answers
780
780 views
Misbah Ghaya asked Apr 24, 2016
780 views
Suppose an $IP$ packet is fragmented into $10$ fragments, each with a $1$% (independent) probability of loss. To a reasonable approximation, this means there is a $10$% c...