Register

Minimum memory required to execute program if overlay is applied

1,479 views
0 0 votes
In a system which supports overlay two programs want to run.

Size of program1 = 90kb

Size of program 2 = 100kb

Size of common code = 10kb

Size of overlay driver = 20kb

Size of error routine = 50kb

If no error is occured then what will be the minimum memory requirement to execute program

 

a) 130kb.                                       b)180kb

c) 270kb.                                       d) 220kb

Please give explanation also thank you.

1 Answer

Best answer
1 1 vote
Overlay can share same memory space for different programs

So, if we take large program , then both program could run

So, 100kB memory is taken

Common code size =10 kB

Overlay driver size 20kB

Error has not occured . So, no need to take space for error routing

So, total space required 100+10+20=130kB
• selected by
Voting & Accepting an answer helps improve the community
← Previous · ISRO CSE 2009 | Ques...Next → · ISRO CSE 2009 | Ques...
← Previous in category · ISRO CSE 2009 | Ques...Next in category → · segmentation
Position:
Show:

Related questions

2 2 votes
1 1 answer
1.3k
1.3k views
prathams asked Dec 13, 2015
1,280 views
What is the time required to execute program without branch prediction ?
Program consists of 16 instructions (I1, I2, I3, ...., I16). In which I6 is a unconditional branch instruction transfer the controls of I12. In the pipeline, branch targe...
0 0 votes
1 1 answer
272
272 views
mohamed_bahgat asked Jun 3, 2025
272 views
Given Language: L = { a b ∪ a b a } ∗ L={ab∪aba} ∗ Problem Statement: If X X is the minimum number of states required for a DFA to accept L L, and Y Y is the number of states required for an NFA to accept L L, then what is ∣ X − Y ∣ ∣X−Y∣? Multiple Choice Answers: a) 1 b) 2 c) 3 d) 4
0 0 votes
0 0 answers
520
520 views
rahuldb asked Nov 12, 2016
520 views
Write down the sequence of control signals required to execute LDA 1000
Write down the sequence of control signals required to execute LDA 1000 instruction (loading the content of 1000 into accumulator) in single bus CPU organisation.Please s...
0 0 votes
1 1 answer
403
403 views
S Yogesh asked Sep 15, 2025
403 views
Consider a memory system with 1M bytes of main memory and 16K bytes of cache memory. Assume that the processor generates 20-bit memory address, and the cache block size is 16 bytes. If the cache uses direct mapping, how many bits will be required to store all the tag values? [Assume memory is byte addressable, 1K=210, 1M=220 .]