• retagged by
172 views
0 0 votes
Consider a system in which the bus cycle takes $500 \text{ ns}$. Transfer of bus control in either direction (from processor to I/O device or vice versa) takes $250 \text{ ns}$. One of the I/O devices has a data transfer rate of $50 \text{ KB/s}$ and employs DMA. Data are transferred $1$ byte at a time.
Assuming DMA operates in cycle-stealing mode, for how long would the device tie up the bus when transferring a block of $128$ bytes?

1 Answer

Answer:
Position:
Show:

Related questions

0 0 votes
1 1 answer
194
194 views
GO Classes asked Mar 17
194 views
Consider a direct-mapped cache of size $32 K B$ with block size $32$ bytes. The CPU generates $32$ bit addresses. The number of bits needed for cache indexing and the num...
1 1 vote
1 1 answer
197
197 views
GO Classes asked Mar 17
197 views
Note: Similar to this GATE question was there: Consider a machine with a $2$-way set associative data cache of size $64$ Kbytes and block size $16$ bytes. The cache is ma...
1 1 vote
0 0 answers
394
394 views
GO Classes asked Mar 17
394 views
Consider the following C program:#include <stdio.h void func(int *a, int *b) { int i = (*a) * (*b); int *j = b; for (;;) { if (i 20) ...
0 0 votes
0 0 answers
304
304 views
GO Classes asked Mar 17
304 views
Consider a hash table with $100$ slots. Collisions are resolved using chaining. Assuming simple uniform hashing, what is the probability that the first $3$ slots are unfi...