Consider a memory of 8 words per block.If 2 clock cycle are required to transfer address from CPU to main memory, 6 clock cycle to access the first word, 3 clock cycles each for the consecutive words and 2 clock cycles for transferring the words from memory to cache.Then calculate the total clock cycle required to transfer the block with memory interleaving and without interleaving if no of modules are 4.