edited by
3,969 views
1 votes
1 votes
Consider a computer with the following characteristics: total of 1Mbyte of main memory; word size of 1 byte; block size of 16 bytes; and cache size of 64 Kbytes.

(a). For the main memory address CABBE, give the corresponding tag and offset values for a fully-associative cache and tag,set and word offset for a two-way set-associative cache.
edited by

1 Answer

Best answer
3 votes
3 votes

(a) fully associative cache..

tag(16 bit)  word offset(4 bit)

CABBE :<1100 1010 1011 1011 1110>(in binary)

<1100 1010 1011 1011> <1110>

word offset is=14 th 


(b) set associative

no of sets=211 

ie 2048

tag(5 bit) sets(11 bit) word offset(4 bit)

CABBE :<11001> <01010111011>  <1110>

word off set: 14

set no: 699.

tag: 25

selected by

Related questions

8.5k
views
1 answers
4 votes
focus _GATE asked Jun 7, 2015
8,477 views
Consider a single-level cache with an access time of 2.5 ns, a line size of 64 bytes, and a hit ratio of H 0.95. Main memory uses a block transfer ... to 128 bytes increases the H to 0.97. Does this reduce the average memory access time?
4.5k
views
1 answers
3 votes
focus _GATE asked Jun 7, 2015
4,466 views
Consider an L1 cache with an access time of 1 ns and a hit ratio of H 0.95. Suppose that we can change the cache design (size of cache, cache ... the cache which wiill increase the cache accees time ..and performance will decreases.....