Register

ISRO 2009-ECE : Computer Architecture

• edited by
426 views
0 votes
0 votes
A micro controller differs from a microprocessor in terms of

a) I/O interfaces and instruction decoding
b) Memory configuration and I/O interfaces
c) Data bus width and clock speed
d) Memory configuration and instruction decoding
• edited by
User Avatar

1 Answer

0 votes
0 votes
ans should be B

microcontroller have both memory and I/O interfaces which is not found in microprocessor
User Avatar
Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

0 votes
0 votes
3 answers
1
sh!va asked Mar 1, 2017
896 views
ISRO 2009- ECE Computer Architecture
Interrupt latency is the time elapsed between: a) Occurrence of an interrupt and its detection by the CPU b) Assertion of an interrupt and the start of the associated ISR c) Assertion of an interrupt and the completion of the associated ISR d) Start and completion of associated ISR
Interrupt latency is the time elapsed between:a) Occurrence of an interrupt and its detection by the CPUb) Assertion of an interrupt and the start of the associated ISRc)...
User Avatar
0 votes
0 votes
1 answer
2
sh!va asked Mar 1, 2017
1,268 views
ISRO 2009- ECE Computer architecture
An 8-bit microcontroller has an external RAM with the memory map from 8000H to 9FFFH. The number of bytes this RAM can store is a) 8193 b) 8192 c) 8191 d) 8000
An 8-bit microcontroller has an external RAM with the memory map from 8000H to 9FFFH.The number of bytes this RAM can store isa) 8193b) 8192c) 8191d) 8000
User Avatar
0 votes
0 votes
1 answer
3
sh!va asked Feb 28, 2017
837 views
ISRO 2009- ECE Computer Architecture
Consider the following program for 8085 XRA A LXI B, 0007H LOOP : DCX B JNZ LOOP The loop will be executed a) 8 times b) once c) 7 times d) infinite times
Consider the following program for 8085 XRA A LXI B, 0007HLOOP : DCX B JNZ LOOPThe loop will be executeda) 8 timesb) on...
User Avatar
0 votes
0 votes
1 answer
4
sh!va asked Mar 2, 2017
622 views
ISRO 2008-ECE Computer architecture
Digital signal processors use a computer architecture derived from (a) Harvard Architecture (b) Von-Neumann Architecture (c) Cray Architecture (d) None of the above
Digital signal processors use a computer architecture derived from(a) Harvard Architecture(b) Von-Neumann Architecture(c) Cray Architecture(d) None of the above
User Avatar
Link Copied!