Register

ISRO 2008-ECE Computer architecture

• retagged by
925 views
0 0 votes
Digital signal processors use a computer architecture derived from

(a) Harvard Architecture

(b) Von-Neumann Architecture

(c) Cray Architecture

(d) None of the above

1 Answer

0 0 votes
Digital signal processors use a computer architecture derived from harvard architecture.

To enhance the performance of dsp, super harvard architecture (SHARC) was introduced.
Voting & Accepting an answer helps improve the community
← Previous · ISRO 2008- ECE Dynam...Next → · ISRO 2008-ECE Moore ...
← Previous in category · ISRO 2008-ECE Pipeli...Next in category → · ISRO 2007-ECE Memory
Position:
Show:

Related questions

0 0 votes
1 1 answer
874
874 views
sh!va asked Mar 1, 2017
874 views
ISRO 2008- ECE Computer architecture
machines tend to make use of internal resources of the processor, a rich set of registers and a pipelined organization.(a) CISC(b) Parallel processor(c) RISC(d) Array pro...
0 0 votes
1 1 answer
879
879 views
sh!va asked Mar 1, 2017
879 views
ISRO 2008-ECE Computer Architecture
Micro programming refers to(a) Emulation(b) Programming at micro level(c) The use of storage to implement the control unit(d) Array processing
0 0 votes
1 1 answer
794
794 views
sh!va asked Mar 1, 2017
794 views
ISRO 2008- ECE Computer Architecture
The performance gain that can be obtained by improving some portion of a computer can be calculated using(a) Moore's law(b) Djikstra's algorithm(c) Amdahl's law(d) Murphy...
0 0 votes
3 3 answers
1.3k
1.3k views
sh!va asked Mar 1, 2017
1,323 views
ISRO 2009- ECE Computer Architecture
Interrupt latency is the time elapsed between:a) Occurrence of an interrupt and its detection by the CPUb) Assertion of an interrupt and the start of the associated ISRc)...