Register

ISRO 2007-ECE Memory

• retagged by
4,910 views
0 0 votes
A memory system of size 16K bytes is required to be designed using memory chips, which have 12 address lines and 4 data lines each. The number of such chips required to design the memory system is

a) 2

b) 4

c) 8

d) 16

1 Answer

Voting & Accepting an answer helps improve the community
← Previous · ISRO 2007- ECE comb...Next → · ISRO 2007- ECE Time ...
← Previous in category · ISRO 2008-ECE Comput...Next in category → · ISRO 2007- ECE Time ...
Position:
Show:

Related questions

0 0 votes
1 1 answer
1.1k
1.1k views
sh!va asked Mar 3, 2017
1,146 views
ISRO 2007- ECE Program Counter
When a program is being executed in an 8085 microprocessor, its Program Counter containsa) The number of instructions in the current program that have already been execut...
0 0 votes
1 1 answer
740
740 views
sh!va asked Mar 3, 2017
740 views
ISRO 2007- ECE Time division MUX
In time division multiplexinga) Time is doubled between bits of a byteb) Time slicing at CPU level takes placec) Total time available in the channel is divided between se...
0 0 votes
1 1 answer
1.4k
1.4k views
sh!va asked Mar 1, 2017
1,422 views
ISRO 2008-ECE Cache Memory
The advantage of write (copy) back data cache organization over write through organization is(a) Main memory consistency(b) Write allocate on write miss(c) Less memory ba...
0 0 votes
1 1 answer
635
635 views
sh!va asked Feb 28, 2017
635 views
ISRO 2010-ECE Cache memory
A microprocessor has a cache memory with access time of 2 ns and a main memory with access time of 10 ns. If the cache miss ratio is 0.6, what is the average memory acces...