• edited by
1,169 views
1 1 vote

In the given network of AND and OR gates f can be written as:
 

a) X0 X1 X2 .....Xn + X1 X2 . ....Xn + X2 X3 ....Xn.... Xn

b) X0 X1 + X2 + X3 +....... +Xn-1 . Xn

C) X0+X1+ X2+ .......+ Xn

d) X0 X1 X3........  Xn-1 + X2 X3 X5 ......... Xn-1 + ........+ Xn-2 Xn-1 +Xn

Please log in or register to answer this question.

Answer:
Position:
Show:

Related questions

1 1 vote
1 1 answer
1.7k
1.7k views
sh!va asked Mar 3, 2017
1,684 views
Assuming that only the X and Y logic inputs are available and their complements X' and Y' are not available, what is the minimum number of two-input NAND gates requires t...
4 4 votes
2 answers 2 answers
9.6k
9.6k views
sh!va asked Mar 2, 2017
9,608 views
Minimum number of 2-input NAND gates that will be required to implement the function: Y = AB + CD + EF is(a) 4(b) 5(c) 6(d) 7
1 1 vote
1 answers 1 answer
1.7k
1.7k views
sh!va asked Mar 3, 2017
1,686 views
The function shown in the figure when simplified will yield a result with _______ terms$2$$4$$7$$14$
2 2 votes
1 1 answer
1.4k
1.4k views
sh!va asked Mar 3, 2017
1,438 views
Given the decimal number -19 an eight bit two's complement representation is given bya) 11101110b) 11101101c) 11101100d) none of these