Register

an access sequence of cache block address of length N and contaons n unique addresses. The no. of unique block address between 2 consecutive accesses to the same block address is bound above by k. What is miss ratio if access sequence is passed through a cache of associativity A >= k exercising LRU replacement policy? Ans is n/N but how?

1,701 views

1 Answer

0 0 votes
Voting & Accepting an answer helps improve the community
← Previous · GATE CSE 2014 | Set ...Next → · GATE CSE 2014 | Set ...
← Previous in category · GATE CSE 2014 | Set ...Next in category → · floating point range
Position:
Show:

Related questions

1 1 vote
1 1 answer
133
133 views
Anshul_Trivedi asked Jul 7
133 views
This is the random variable topic from GATE free classes of Go Classes. I have a doubt in this question. The instructor here says the statement is true because of the property of the function that each value of x(domain) can only and only have one image(value) in the codomain, so the values mapped from two events to a and b, they must be unique. But what if events are mapped in such a way that X = 2 and the other is X = 2 * k where k is an integer >= 1. Now When k = 1 both events are equal so, the statement is false. So shouldn't it be written explicitly in the statement, that both mapped values must be different from each other?
0 0 votes
2 2 answers
5.0k
5.0k views
Neyoa asked May 19, 2022
4,966 views
Suppose an ISP owns the block of addresses of the form 131.210.16.0/21. Suppose it wants to create four subnets from this block, with each block having the same number of IP addresses. i. What are the prefixes (of form a.b.c.d/x) for the four subnets? ii. What is the number of host address that can be supported per subnet?
Suppose an ISP owns the block of addresses of the form 131.210.16.0/21. Suppose it wants to create four subnets from this block, with each block having the same number of...
0 0 votes
2 answers 2 answers
845
845 views
focus _GATE asked Jun 5, 2015
845 views
What is the Associativity, if we have 128 KByte cache, with 512 sets and a block size of 64-bytes?
0 0 votes
1 1 answer
394
394 views
S Yogesh asked Sep 15, 2025
394 views
Consider a memory system with 1M bytes of main memory and 16K bytes of cache memory. Assume that the processor generates 20-bit memory address, and the cache block size is 16 bytes. If the cache uses direct mapping, how many bits will be required to store all the tag values? [Assume memory is byte addressable, 1K=210, 1M=220 .]