Register

MADEASY TEST SERIES

• edited by
400 views

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
← Previous · forouzanNext → · Decidability
← Previous in category · Set Associative cach...Next in category → · self doubt
Position:
Show:

Related questions

3 3 votes
0 0 answers
3.5k
3.5k views
Inspiron asked Jan 27, 2018
3,524 views
Control-memory
Assume that the control memory is 32 bit wide. The micro-instruction format is divided into 3 fields. A micro operation field of 14 bits specifies the micro-operations to...
0 0 votes
0 0 answers
232
232 views
Biswajit Kumar asked Jan 8, 2024
232 views
#Doubt
Consider the classical 5-stage pipeline MIPS processor. Assume the individual stages of the data path have the following latencies:\begin{tabular}{|c|c|c|c|c|}\hline IF &...
0 0 votes
1 1 answer
935
935 views
tishhaagrawal asked Dec 5, 2023
935 views
Made Easy Test Series : Assume a system has a 64bit VAS and 48 bit PAS. Page size is equal to 4KB. If only single level paging is used then the size of the page table (in TB)
Can anybody explain why are they dividing the number of pages by page size?According to me, it should be – Page table size = Number of entries * entry sizei.e PT size = #...
1 1 vote
0 0 answers
190
190 views
tishhaagrawal asked Dec 5, 2023
190 views
Made Easy Test Series Question : Assume a system has a 64 bit virtual address space and a 48 bit physical address space, and has a page size equal to 4KB. If single level paging is used in the system then the size of the page table is equal to_________(in TB)?
Can anybody explain why are they dividing the number of pages by page size?According to me, it should be – Page table size = Number of entries * entry sizei.e PT size = #...