edited by
529 views
0 votes
0 votes

edited by

1 Answer

1 votes
1 votes

Least Significant Flip Flop is connected to external clock. So, A is Least significant bit(LSB).

And next flip flop's clock is connected to previous ff's output and so on.

Now, clear (Cr bar) connected to all flip flops and input from NAND gate.

When NAND Gate output will be 0 then only clear will be set and all flip flops set to 0.

NAND gate will be 0 if and only if B=1, C=1

So,  C B A

        1 1 0 =6 

MOD 6 Counter.

Related questions

378
views
0 answers
0 votes
1.7k
views
0 answers
1 votes
Magma asked Jan 2, 2019
1,668 views
A traffic signal cycles from RED to YELLOW, YELLOW to GREEN and GREEN to RED. In each cycle RED is turned for 100 seconds, YELLOW is turned for 40 seconds and ... 73 different states → no of flip flops required = 24+ 2 = 6 FF required
395
views
0 answers
2 votes
rahul sharma 5 asked Jan 21, 2018
395 views
State-Diagram of a flip-flop is shown below:The next state equation of the above flip flop will be (X represent input)My doubt:-In truth table in input 00 the next ... circled part is the state number or the output(1) from the edge 0/1 ?
277
views
0 answers
0 votes