recategorized by
411 views

Please log in or register to answer this question.

Position:
Show:

Related questions

1 1 vote
0 0 answers
1.4k
1.4k views
Prateek Raghuvanshi asked Dec 14, 2018
1,377 views
consider a paged virtual memory management system having 32 bit virtual addresses with page size 1 KB .each page table entry required 32 bits.It is desired to limit the p...
3 3 votes
1 1 answer
233
233 views
GO Classes asked Aug 14
233 views
A system uses:$4$ KB pages A $4$-entry fully associative TLB LRU replacement $$ \textbf{Initial TLB:} $$$$\begin{array}{|c|c|c|c|}\hline\text{Valid} & \text{VPN} & \text{...
2 2 votes
2 2 answers
124
124 views
GO Classes asked Aug 11
124 views
Assume a task is divided into $8$ equal-sized segments, and page tables have $4$ entries.Thus, the system has a combination of segmentation and paging.Assume also that th...
2 2 votes
1 1 answer
106
106 views
GO Classes asked Aug 10
106 views
Consider a three-level page table on a system where:Page size $=256$ bytesPage-table entry size $=2$ bytesFirst-level page tables contain $16$ entriesSecond-level page ta...