Dark Mode

Recent questions tagged paging

0 votes

0 answers

1

Paging , performance of paging w.r.t to space
Consider a System using Paging technique with an Address Space of65,536 Bytes. The Page Size in this System is 4096 Bytes. The Program Consists of Text, Data and Stack Sections as per the specifications given below: Text: 32,768 Bytes Data ... Address Space? b)What is the Maximum Page Size in Bytes such that the Program Fits in the Given Address Space?

sumantsingh_ asked in Operating System 5 days ago

by sumantsingh_

34 views

0 votes

1 answer

2

Andrew S. Tanenbaum (OS) Edition 4
A computer provides each process with 65536 bytes of address space divided into pages. A particular program has a text size of 32768 bytes, a data size of 16386 bytes, and a stack size of 15870 bytes. What is the maximum page size in bytes such ... the given address space? Each page must contain either text, data, or stack, not a mixture of two or three of them.

Syntax-error asked in Operating System Apr 24

by Syntax-error

121 views

2 votes

2 answers

3

TLB with fault rate.
consider a paging system uses 1 level page table residing in RAM and TLB. RAM access time is 55 ns while TLB lookup takes 17 ns. Each page transfer takes upto 4700 ns to/from swap space. Miss ratio of TLB is 95% and Page fault ratio is 33%. Calculate the EMAT when TLB update time is negligible.

shubhamsingh872 asked in Operating System Apr 18

by shubhamsingh872

118 views

2 votes

1 answer

4

GO Classes 2023 | IIITH Mock Test 3 | Question: 27
If the virtual address space supported is $2^{64}\:\text{bits},$ the page size is $4\:\text{Kbyte,}$ the size of the physical memory is $2\:\text{GB,}$ the size of a PTE is four bytes for standard page table and eight bytes for inverted page table, and ... $2^{51}\;\text{bytes},\;2^{22}\;\text{bytes}$ $2^{50}\;\text{bytes},\;256\;\text{bytes}$

GO Classes asked in Operating System Apr 15

221 views

0 votes

1 answer

5

#Memory Management #Paging #GATE
Consider a system which has LAS = PAS = ‘s’ bytes, page size is p bytes,Page table entry size is ‘e’ bytes Memory is byte addressable. Then what is the optimal value of page size by minimizing the memory overhead of maintaining the page table and internal fragmentation in paging?

Samridh28 asked in Operating System Apr 3

114 views

1 vote

1 answer

6

GO Classes 2023 | IIITH Mock Test 1 | Question: 29
Consider a system with $\mathrm{N}$ bytes of physical RAM, and $\mathrm{M}$ bytes of virtual address space per process. Pages and frames are $\text{K}$ bytes in size. Every page table entry is $\mathrm{P}$ bytes in size, accounting for the extra flags ... $\mathrm{M} / \mathrm{K} \ast \mathrm{P}$ $\mathrm{N} / \mathrm{P} \ast \mathrm{~K}$

GO Classes asked in Operating System Mar 26

163 views

0 votes

1 answer

7

Madeeasy workbook, chapter: Memory management
Consider a k-level paging system along with a TLB. A TLB takes 10ns, and a memory takes 100ns on average. The hit ratio of TLB is equal to 0.8. If it is known that the average memory access time is 70ns, then the value of k is?

Gaurav Padole asked in Operating System Dec 29, 2022

by Gaurav Padole

245 views

0 votes

1 answer

8

Operating System
What is the relationship between paging and virtual memory? A Virtual memory came before paging B When pages are created in disks, it is called a virtual memory? C Virtual memory can never be implemented without paging D Both have the same concepts

rayhanrjt asked in Operating System Dec 29, 2022

103 views

1 vote

2 answers

9

DRDO CSE 2022 Paper 2 | Question: 2
What is the size of the physical address space in a paging system, which has a page table containing $64$ entries of $11$ bit each (including valid and invalid bit) and a page size of $256$ bytes.

admin asked in Operating System Dec 15, 2022

by admin

133 views

0 votes

1 answer

10

Self Doubt | Logical Address | Virtual Address | Virtual Memory
Can anyone explain how are these two things connected (i) Virtual Memory (part of HDD, acting as RAM) and (ii) Virtual Address Space (Logical Address, generated by CPU during compilation), and where exactly is this Logical Address stored?

Souvik33 asked in Others Dec 12, 2022

139 views

2 votes

1 answer

11

Ace academy handout
Please solve and explain this question, like explaining to a 2nd-grade student. Answer is 128 KB, for verification.

joleyasarthak asked in Operating System Dec 4, 2022

by joleyasarthak

192 views

2 votes

1 answer

12

Logical and Physical Address Generation | OS
MSQ Consider execution of the following C code for different cases: printf( %d ,&a); Consider the following statements. Which among these are TRUE: Will print Logical Address in case of Local Variables, as they are static ... runtime, like malloc() Will print Logical Address in case of variables Dynamically allocated during the runtime, like malloc()

Souvik33 asked in Operating System Dec 3, 2022

168 views

4 votes

1 answer

13

Multilevel paging
The below question is from made easy test series: Consider a 32 bit virtual address as follows: 10 8 6 8 P1 P2 P3 Offset System uses 3 level paging and the bits for the respective levels are as indicated above. Then the size of page table for a process which requires 256 KB of ... point $\frac{2^{8}} {2} $ = 2$^{7}$ pages. I don't know what I am getting wrong. Please correct me.

Chaitanya Kale asked in Operating System Dec 3, 2022

by Chaitanya Kale

497 views

1 vote

1 answer

14

paging
Can anyone diagrammatically explain what is the difference between Page size vs Page table entry size in a page table?

Bishes asked in Operating System Dec 3, 2022

by Bishes

348 views

1 vote

2 answers

15

Paging
Is the page table entry size same for each entry in page tables of all levels in multilevel paging?

ajayraho asked in Operating System Oct 29, 2022

338 views

2 votes

0 answers

16

Operating System: Self Doubt - Memory Management
Considering a system with Single-Level page table, with a TLB to reduce the access time of pages. A cache is also provided with the main memory. All the pages ultimately reside in MM. (assuming there's no page fault). Let, TLB Hit Ratio = x TLB Access ... for TLB miss it will be (a+c+p). But if this is true, why can't we store Page Table in a Cache?

DebRC asked in Operating System Sep 14, 2022

by DebRC

203 views

Page:

1
2
3
4
5
6
...
10
next »

Recent questions tagged paging