Recent questions tagged paging

0 0 votes
1 1 answer
471
471 views
Consider a paging system that uses 3-level page table residing in main memory and a TLB for address translation. Each main memory access takes 150 ns and TLB lookup takes...
8 8 votes
2 2 answers
729
729 views
Given a machine with 33-bit virtual addresses and a page size of 32 KB (32768 bytes), the TLB contains the following entries (in octal):Virtual Page NumPhysical Frame Num...
2 2 votes
3 3 answers
649
649 views
1 1 vote
2 2 answers
407
407 views
0 0 votes
0 0 answers
371
371 views
A Machine has a 32-bit Address Space and an 8KB Page. The PageTable is entirely in hardware, with one 32-bit word per entry.When a Process starts, the Page Table is copie...
2 2 votes
1 1 answer
616
616 views
0 0 votes
1 1 answer
470
470 views
If a page of a process is in secondary memory but not in main memory then what should be it's page table entry.Then how logical address is converted to physical address.W...
2 2 votes
1 1 answer
645
645 views
Consider a system with 4KB page size and 3-level paging is used. The virtual address space is 36 bits and the physical address space is 32 bits. The page table entry at e...
0 0 votes
2 answers 2 answers
1.1k
1.1k views
A paging system uses 16 bit address and 4K page. The following shows the page table of a process 1.Page No Frame No0 ...
1 1 vote
1 answers 1 answer
673
673 views
If Page size = Frame size is always true and offset in Logical address = offset in physical address holdsThen how/why Logical address size can come different than physica...
0 0 votes
1 1 answer
697
697 views
we have 8 pages (each side 32B) to store in physical memory of 2^32 bits how many bits are required to identify each page , according to me 3 bits are required but that i...
11 11 votes
2 answers 2 answers
1.3k
1.3k views
Assume a linear page table, with a 1-byte page-table entry. Assume physical and virtual address spaces of size 128 bytes with 32-byte pages. The page-table base register ...
1 1 vote
0 0 answers
797
797 views
In this question, they have asked for memory requirements for page tables across the levels, solving which I am getting number of level 3 page tables as 2^8. Below is a b...
0 0 votes
1 1 answer
1.4k
1.4k views
Assuming 3-level of paging is used by a paging system and a TLB for address translation. Calculate Average memory access time if each main memory access takes 100ns and T...
0 0 votes
1 1 answer
571
571 views
A machine supports a 48 bit virtual address and 32 bit physical address. Pages are 8KB. If the page table entry contains besides other information, one V/I bit, 1R, 1M an...
0 0 votes
2 2 answers
702
702 views
Can Any explain the relationship between The “ Word Size “ and “ Logical Address Space “