retagged by
1,281 views
0 votes
0 votes
A 32-bit wide main memory unit with a capacity of 1 GB is built using 256M × 4-bit DRAM chips. The number of rows of memory cells in the DRAM chip is 210. The time taken to perform one refresh operation is 100 nanoseconds. The refresh period is 3 milliseconds. The percentage (rounded to the closest integer) of the time available for performing the memory read/write operations in the main memory unit is______%
retagged by

Please log in or register to answer this question.

Related questions

252
views
0 answers
0 votes
Daeklord asked May 5, 2023
252 views
A byte-addressable system with 16-bit addresses ships with a three-way set associative, write-back cache (i.e., each block needs a dirty bit). The cache implements ... aside from the tag itself, each block needs 1 valid bit, 1 dirty bit).
414
views
2 answers
0 votes
Na462 asked Aug 6, 2018
414 views
Ans. C
6.1k
views
3 answers
4 votes
dragonball asked Dec 17, 2017
6,096 views
A RAM chip has 7 address line , 8 data lines and 2 chips select lines. Then the number of memory locations is ...a. 2^12b.2^10c.2^19d.2^13Plz describe with a proper diagram and significance of each lines.