Register

me test series

934 views
0 0 votes

A computer system implements a 38 bit virtual address, page size of 16 KB, and 256 entries translation look aside buffer (TLB) organized into 32 sets each having 8 ways. If TLB tag does not store any process id. The minimum length of TLB tag in bits is____

1 Answer

Voting & Accepting an answer helps improve the community
← Previous · Gateforum Test Serie...Next → · I-gate
← Previous in category · PLEASE EXPLAIN HOW S...Next in category → · Doubt in TLB
Position:
Show:

Related questions

3 3 votes
1 1 answer
237
237 views
GO Classes asked Aug 14
237 views
GO Classes DPP | GATE CS | Operating System | Virtualization
A system uses:$4$ KB pages A $4$-entry fully associative TLB LRU replacement $$ \textbf{Initial TLB:} $$$$\begin{array}{|c|c|c|c|}\hline\text{Valid} & \text{VPN} & \text{...
0 0 votes
1 1 answer
162
162 views
GO Classes asked Aug 14
162 views
GO Classes DPP | GATE CS | Operating System | Effective Access Time
A machine uses a two-level page table. The page-directory base address is held in a register.Assume:One physical-memory access takes $100$ ns Page directories and page ta...
1 1 vote
1 1 answer
139
139 views
GO Classes asked Aug 14
139 views
GO Classes DPP | GATE CS | Operating System | TLB & Inverted Page Table
A machine has:$64$-bit virtual addresses $8$ KB pages $4$ GB physical memory $512$ TLB entries An inverted page table with one entry per physical frame Each inverted page...
1 1 vote
1 1 answer
135
135 views
GO Classes asked Aug 13
135 views
GO Classes DPP | GATE CS | Operating System | Effective Access Time
A paged virtual-memory system has the following measured parameters:\[\begin{array}{|l|l|}\hline\textbf{Measurement} & \textbf{Value} \\\hlineP_t = \text{probability of a...